|
|
Class Numbers & Titles | Class Numbers Only | USPC Index | International | HELP |
You are viewing a USPC Schedule. |
Class 711 | ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY |
Click here for a printable version of this file |
1 | ADDRESSING COMBINED WITH SPECIFIC MEMORY CONFIGURATION OR SYSTEM |
2 | Addressing extended or expanded memory |
3 | Addressing cache memories |
4 | Dynamic-type storage device (e.g., disk, tape, drum) |
5 | For multiple memory modules (e.g., banks, interleaved memory) |
6 | Virtual machine memory addressing |
100 | STORAGE ACCESSING AND CONTROL |
101 | Specific memory composition |
102 | Solid-state read only memory (ROM) |
104 | Solid-state random access memory (RAM) |
107 | Ferrite core |
108 | Content addressable memory (CAM) |
109 | Shift register memory |
111 | Accessing dynamic storage device |
115 | Detachable memory |
116 | Bubble memory |
117 | Hierarchical memories |
118 | Caching |
119 | Multiple caches |
120 | Parallel caches |
121 | Private caches |
122 | Hierarchical caches |
123 | User data cache and instruction data cache |
124 | Cross-interrogating |
125 | Instruction data cache |
126 | User data cache |
127 | Interleaved |
128 | Associative |
129 | Partitioned cache |
130 | Shared cache |
131 | Multiport cache |
132 | Stack cache |
133 | Entry replacement strategy |
137 | Look-ahead |
138 | Cache bypassing |
140 | Cache pipelining |
141 | Coherency |
147 | Shared memory area |
148 | Plural shared memories |
149 | Multiport memory |
150 | Simultaneous access regulation |
151 | Prioritized access regulation |
152 | Memory access blocking |
153 | Shared memory partitioning |
154 | Control technique |
155 | Read-modify-write (RMW) |
156 | Status storage |
157 | Interleaving |
158 | Prioritizing |
159 | Entry replacement strategy |
161 | Archiving |
163 | Access limiting |
165 | Internal relocation |
166 | Resetting |
167 | Access timing |
170 | Memory configuring |
200 | ADDRESS FORMATION |
201 | Slip control, misaligning, boundary alignment |
202 | Address mapping (e.g., conversion, translation) |
203 | Virtual addressing |
204 | Predicting, look-ahead |
206 | Translation tables (e.g., segment and page table or map) |
209 | Including plural logical address spaces, pages, segments, blocks |
210 | Resolving conflict, coherency, or synonym problem |
211 | Address multiplexing or address bus manipulation |
212 | Varying address bit-length or size |
213 | Generating prefetch, look-ahead, jump, or predictive address |
214 | Operand address generation |
215 | In response to microinstruction |
216 | Hashing |
217 | Generating a particular pattern/sequence of addresses |
219 | Incrementing, decrementing, or shifting circuitry |
220 | Combining two or more values to create address |
221 | Using table |
E-SUBCLASSES | ||
The following subclasses beginning with the letter E are E-subclasses. Each E-subclass corresponds in scope to a classification in a foreign classification system, for example, the European Classification system (ECLA). The foreign classification equivalent to an E-subclass is identified in the subclass definition. In addition to US documents classified in E-subclasses by US examiners, documents are regularly classified in E-subclasses according to the classification practices of any foreign Offices identified in parentheses at the end of the title. For example, "(EPO)" at the end of a title indicates both European and US patent documents, as classified by the EPO, are regularly added to the subclass. E-subclasses may contain subject matter outside the scope of this class.Consult their definitions, or the documents themselves to clarify or interpret titles. |
E12.001 | ACCESSING, ADDRESSING OR ALLOCATING WITHIN MEMORY SYSTEMS OR ARCHITECTURES (EPO) |
E12.002 | Addressing or allocation; relocation (EPO) |
E12.003 | With multidimensional access, e.g., row/column, matrix, etc. (EPO) |
E12.004 | With look-ahead addressing means (EPO) |
E12.005 | User address space allocation, e.g., contiguous or noncontiguous base addressing, etc. (EPO) |
E12.006 | Free address space management (EPO) |
E12.007 | In block-addressed memory (EPO) |
E12.009 | Garbage collection, i.e., reclamation of unreferenced memory (EPO) |
E12.013 | Multiple users address space allocation, e.g., using different base addresses, etc. (EPO) |
E12.014 | Using tables or multilevel address translation means (EPO) |
E12.015 | Addressing variable-length words or parts of words (EPO) |
E12.016 | In hierarchically structured memory systems, e.g., virtual memory systems, etc. (EPO) |
E12.017 | Addressing of memory level in which access to desired data or data block requires associative addressing means, e.g., cache, etc. (EPO) |
E12.018 | Using pseudo-associative means, e.g., set-associative, hashing, etc. (EPO) |
E12.019 | For peripheral storage systems, e.g., disc cache, etc. (EPO) |
E12.02 | With dedicated cache, e.g., instruction or stack, etc. (EPO) |
E12.021 | Using selective caching, e.g., bypass, partial write, etc. (EPO) |
E12.022 | Using clearing, invalidating, or resetting means (EPO) |
E12.023 | Multi-user, multiprocessor, multiprocessing cache systems (EPO) |
E12.024 | With multilevel cache hierarchies (EPO) |
E12.025 | With a network or matrix configuration (EPO) |
E12.026 | Cache consistency protocols (EPO) |
E12.027 | Using directory methods (EPO) |
E12.028 | Copy directories (EPO) |
E12.029 | Associative directories (EPO) |
E12.03 | Distributed directories, e.g., linked lists of caches, etc. (EPO) |
E12.031 | Limited pointers directories; state-only directories without pointers (EPO) |
E12.032 | With concurrent directory accessing, i.e., handling multiple concurrent coherency transactions (EPO) |
E12.033 | Using a bus scheme, e.g., with bus monitoring or watching means, etc. (EPO) |
E12.034 | In combination with broadcast means, e.g., for invalidation or updating, etc. (EPO) |
E12.035 | For main memory peripheral accesses, e.g., I/O or DMA, etc. (EPO) |
E12.036 | With software control, e.g., non-cacheable data, etc. (EPO) |
E12.037 | With cache invalidating means (EPO) |
E12.038 | With shared cache (EPO) |
E12.039 | For multiprocessing or multitasking (EPO) |
E12.04 | With main memory updating (EPO) |
E12.041 | Organization and technology of caches (EPO) |
E12.042 | Of parts of caches, e.g., directory or tag array, etc. (EPO) |
E12.043 | With plurality of cache hierarchy levels (EPO) |
E12.044 | Multiple simultaneous or quasi-simultaneous cache accessing (EPO) |
E12.045 | Cache with multiple tag or data arrays being simultaneously accessible (EPO) |
E12.046 | Partitioned cache, e.g., separate instruction and operand caches, etc. (EPO) |
E12.047 | Cache with interleaved addressing (EPO) |
E12.048 | Cache with multi-port tag or data arrays (EPO) |
E12.049 | Overlapped cache accessing, e.g., pipeline, etc. (EPO) |
E12.052 | Cache access modes (EPO) |
E12.053 | Burst mode (EPO) |
E12.054 | Page mode (EPO) |
E12.055 | Parallel mode, e.g., in parallel with main memory or CPU, etc. (EPO) |
E12.056 | Variable-length word access (EPO) |
E12.057 | With pre-fetch (EPO) |
E12.058 | Address translation (EPO) |
E12.059 | Using page tables, e.g., page table structures, etc. (EPO) |
E12.061 | Using associative or pseudo-associative address translation means, e.g., translation look-aside buffer (TLB), address translation buffer (ATB), address cache, etc. (EPO) |
E12.062 | Associated with data cache (EPO) |
E12.063 | Data cache being concurrently physically addressed (EPO) |
E12.064 | Data cache being concurrently virtually addressed (EPO) |
E12.065 | For multiple virtual address spaces, e.g., segmentation, etc. (EPO) |
E12.066 | Decentralized address translation, e.g., in distributed shared memory systems, etc. (EPO) |
E12.067 | For peripheral accesses to main memory, e.g., DMA, etc. (EPO) |
E12.068 | For multiple virtual address spaces, e.g., segmentation, etc. (EPO) |
E12.069 | Replacement control (EPO) |
E12.07 | Using a replacement algorithm (EPO) |
E12.071 | Of the least frequently used type, e.g., with individual count value, etc. (EPO) |
E12.072 | With age list, e.g., queue, MRU-LRU list, etc. (EPO) |
E12.073 | Being minimized, e.g., nonMRU, etc. (EPO) |
E12.074 | Being generated by decoding array or storage (EPO) |
E12.075 | With special data handling, e.g., priority of data or instructions, pinning, errors, etc. (EPO) |
E12.077 | Adapted to multidimensional cache systems, e.g., set-associative, multi-cache, multi-set, or multilevel, etc. (EPO) |
E12.078 | Addressing physical block of locations, e.g., base addressing, module addressing, memory dedication, etc. (EPO) |
E12.079 | Interleaved addressing (EPO) |
E12.08 | Address space extension (EPO) |
E12.083 | Combination of memories, e.g., ROM and RAM, etc., to permit replacement or supplementing of words in one module by words in another module (EPO) |
E12.084 | Configuration or reconfiguration (EPO) |
E12.091 | Protection against unauthorized use of memory (EPO) |
E12.092 | By using cryptography (EPO) |
E12.093 | By checking subject access rights (EPO) |
E12.094 | Key-lock mechanism (EPO) |
E12.096 | Using access table, e.g., matrix or list, etc. (EPO) |
E12.097 | In hierarchical protection system, e.g., privilege levels, memory rings, etc. (EPO) |
E12.098 | By checking object accessibility, e.g., type of access defined by the memory independently of subject rights, etc. (EPO) |
E12.103 | Protection against loss of memory contents (EPO) |
FOREIGN ART COLLECTIONS | ||
FOR000 | CLASS-RELATED FOREIGN DOCUMENTS |
This page is produced by the Office of Classification Support (Office of Patent Classification) for the Reference Tools Project.
Please send questions and comments to usptoinfo@uspto.gov .
Note: The Patent and Trademark Depository Library Program (PTDLP) administers a nationwide network of public, state and academic libraries designated as Patent and Trademark Depository Libraries authorized by 35 U.S.C. 13 to: Disseminate Patent and Trademark Information Support Diverse Intellectual Property Needs of the Public. PTDL Contact Information
Note: For information/comments on electronic information products, such as purchasing USPTO data, or to discuss system requirements for magnetic tape products, contact:
Information Products Division -- U.S. Patent and Trademark Office
Information Products Division
Contact Information
Or, browse
their on-line catalog.
The Inventors Assistance Center is available to help you on patent matters.Send questions about USPTO programs and services to the USPTO Contact Center (UCC). You can suggest USPTO webpages or material you would like featured on this section by E-mail to the webmaster@uspto.gov. While we cannot promise to accommodate all requests, your suggestions will be considered and may lead to other improvements on the website. |
|