Class   326	ELECTRONIC DIGITAL LOGIC CIRCUITRY
	Click here to view a PDF version of this file

1

SUPERCONDUCTOR (E.G., CRYOGENIC, ETC.)

2

. (1 indent ) Tunneling device

3

.. (2 indent ) Josephson tunneling device

4

... (3 indent ) Plural devices (e.g., distributive device, etc.)

5

... (3 indent ) Interference device (i.e., SQUID)

6

.. (2 indent ) Function of AND, OR, NAND, NOR, or NOT

7

. (1 indent ) Function of AND, OR, NAND, NOR, or NOT

8

SECURITY (E.G., ACCESS OR COPY PREVENTION, ETC.)

9

RELIABILITY

10

. (1 indent ) Redundant

11

.. (2 indent ) Voter circuit (e.g., majority logic, etc.)

12

.. (2 indent ) With flip-flop

13

.. (2 indent ) With field effect-transistor

14

. (1 indent ) Fail-safe

15

. (1 indent ) Parasitic prevention in integrated circuit structure

16

WITH TEST FACILITATING FEATURE

17

ACCELERATING SWITCHING

18

. (1 indent ) Bipolar transistor

19

.. (2 indent ) With Schottky device

20

... (3 indent ) Complementary transistors

21

SIGNAL SENSITIVITY OR TRANSMISSION INTEGRITY

22

. (1 indent ) Input noise margin enhancement

23

.. (2 indent ) With field effect-transistor

24

... (3 indent ) Complementary FET`s

25

... (3 indent ) Depletion or enhancement

26

. (1 indent ) Output switching noise reduction

27

.. (2 indent ) With field effect-transistor

28

... (3 indent ) With clocking

29

. (1 indent ) Pulse shaping (e.g., squaring, etc.)

30

. (1 indent ) Bus or line termination (e.g., clamping, impedance matching, etc.)

31

. (1 indent ) Signal level or switching threshold stabilization

32

.. (2 indent ) Temperature compensation

33

.. (2 indent ) Bias or power supply level stabilization

34

.. (2 indent ) With field effect-transistor

35

THRESHOLD (E.G., MAJORITY, MINORITY, OR WEIGHTED INPUTS, ETC.)

36

. (1 indent ) With field effect-transistor

37

MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.)

38

. (1 indent ) Having details of setting or programming of interconnections or logic functions

39

. (1 indent ) Array (e.g., PLA, PAL, PLD, etc.)

40

.. (2 indent ) With flip-flop or sequential device

41

.. (2 indent ) Significant integrated structure, layout, or layout interconnections

42

.. (2 indent ) Bipolar transistor

43

... (3 indent ) Emitter-coupled logic or emitter-follower logic

44

.. (2 indent ) Field effect transistor

45

... (3 indent ) Complementary FET`s

46

. (1 indent ) Sequential (i.e., finite state machine) or with flip-flop

47

. (1 indent ) Significant integrated structure, layout, or layout interconnections

48

. (1 indent ) Bipolar transistor

49

. (1 indent ) Field-effect transistor

50

.. (2 indent ) Complementary FET`s

51

INHIBITOR

52

EXCLUSIVE FUNCTION (E.G., EXCLUSIVE OR, ETC.)

53

. (1 indent ) Half-adder or quarter-adder

54

. (1 indent ) Exclusive NOR

55

. (1 indent ) With field-effect transistor

56

TRI-STATE (I.E., HIGH IMPEDANCE AS THIRD STATE)

57

. (1 indent ) With field effect-transistor

58

.. (2 indent ) Complementary FET`s

59

THREE OR MORE ACTIVE LEVELS (E.G., TERNARY, QUATENARY, ETC.)

60

. (1 indent ) With conversion (e.g., three level to two level, etc.)

61

INSULATED GATE CHARGE TRANSFER DEVICE

62

INTERFACE (E.G., CURRENT DRIVE, LEVEL SHIFT, ETC.)

63

. (1 indent ) Logic level shifting (i.e., interface between devices of different logic families)

64

.. (2 indent ) Bi-CMOS

65

... (3 indent ) TTL to/from CMOS

66

... (3 indent ) ECL to/from CMOS

67

... (3 indent ) ECL to/from TTL

68

.. (2 indent ) Field-effect transistor (e.g., JFET, MOSFET, etc.)

69

... (3 indent ) ECL to/from GaAs FET (e.g., MESFET, etc.)

70

... (3 indent ) TTL to/from MOS

71

.... (4 indent ) TTL to/from CMOS

72

....• (5 indent ) Using depletion or enhancement transistors

73

... (3 indent ) ECL to/from MOS

74

... (3 indent ) ECL to/from TTL

75

.. (2 indent ) Bipolar transistor

76

... (3 indent ) TTL to/from MOS

77

... (3 indent ) ECL to/from MOS

78

... (3 indent ) ECL to/from TTL

79

... (3 indent ) Integrated Injection Logic (I2L)

80

. (1 indent ) Supply voltage level shifting (i.e., interface between devices of a same logic family with different operating voltage levels)

81

.. (2 indent ) CMOS

82

. (1 indent ) Current driving (e.g., fan in/out, off chip driving, etc.)

83

.. (2 indent ) Field-effect transistor

84

... (3 indent ) Bi-CMOS

85

.... (4 indent ) Having plural output pull-up or pull-down transistors

86

... (3 indent ) Bus driving

87

... (3 indent ) Having plural output pull-up or pull-down transistors

88

... (3 indent ) With capacitive or inductive bootstrapping

89

.. (2 indent ) Bipolar transistor

90

... (3 indent ) Bus driving

91

... (3 indent ) Having plural output pull-up or pull-down transistors

92

... (3 indent ) With capacitive or inductive bootstrapping

93

CLOCKING OR SYNCHRONIZING OF LOGIC STAGES OR GATES

94

. (1 indent ) Metastable state prevention

95

. (1 indent ) Field-effect transistor

96

.. (2 indent ) Two or more clocks (e.g., phase clocking, etc.)

97

... (3 indent ) MOSFET

98

.. (2 indent ) MOSFET

99

HAVING LOGIC LEVELS CONVEYED BY SIGNAL FREQUENCY OR PHASE

100

INTEGRATED INJECTION LOGIC

101

SIGNIFICANT INTEGRATED STRUCTURE, LAYOUT, OR LAYOUT INTERCONNECTIONS

102

. (1 indent ) Field-effect transistor

103

.. (2 indent ) Complementary FET`s

104

FUNCTION OF AND, OR, NAND, NOR, OR NOT

105

. (1 indent ) Decoding

106

.. (2 indent ) With field-effect transistor

107

... (3 indent ) Depletion or enhancement

108

... (3 indent ) CMOS

109

. (1 indent ) Bipolar and FET

110

.. (2 indent ) Bi-CMOS

111

. (1 indent ) Space discharge device (e.g., vacuum tube, etc.)

112

. (1 indent ) Field-effect transistor (e.g., JFET, etc.)

113

.. (2 indent ) Pass transistor logic or transmission gate logic

114

.. (2 indent ) Wired logic (e.g., wired-OR, wired-AND, dotted logic, etc.)

115

.. (2 indent ) Source-coupled logic (e.g., current mode logic (CML), differential current switch logic (DCSL), etc.)

116

.. (2 indent ) Schottky-gate FET (i.e., MESFET)

117

... (3 indent ) Depletion or enhancement

118

... (3 indent ) Diode transistor logic

119

.. (2 indent ) MOSFET (i.e., metal-oxide semiconductor field-effect transistor)

120

... (3 indent ) Depletion or enhancement

121

... (3 indent ) CMOS

122

.. (2 indent ) Complementary FET`s

123

.. (2 indent ) With semiconductor diode or negative resistance device

124

. (1 indent ) Bipolar transistor (e.g., RTL, DCTL, etc.)

125

.. (2 indent ) Wired logic or open collector logic (e.g., wired-OR, wired-AND, dotted logic, etc.)

126

.. (2 indent ) Emitter-coupled or emitter-follower logic

127

... (3 indent ) Current mode logic (CML)

128

.. (2 indent ) Transistor-transistor logic (TTL)

129

... (3 indent ) Complementary transistor logic (CTL)

130

.. (2 indent ) Diode-transistor logic (DTL)

131

... (3 indent ) With metal semiconductor junction diode (e.g., Schottky barrier, etc.)

132

.. (2 indent ) With negative resistance device (e.g., tunnel diode, thyristor, etc.)

133

. (1 indent ) Diode

134

.. (2 indent ) Negative resistance diode (e.g., tunnel, gunn, etc.)

135

. (1 indent ) Negative resistance device

136

MISCELLANEOUS

	FOREIGN ART COLLECTIONS

FOR000

CLASS-RELATED FOREIGN DOCUMENTS

   Note: Some content linked to on this page may require a plug-in for Adobe Acrobat Reader.

This file produced by USPTO - SIRA - Office of Patent Automation - ReferenceTools Project. Questions or comments relating to this file should be directed to Patent Automation Feedback.