CLASS 712, ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING (E.G., PROCESSORS) |
1 | PROCESSING ARCHITECTURE: |
This subclass is indented under the class definition. Subject matter comprising a particular arrangement of (a) elements
of an individual complete processor which may be formed on a single
integrated chip, (b) components of a complete
digital data processing system, (c) plural
processing elements, (d) plural processors, or (e) plural
digital data processing systems where processing is performed on
a generic instruction or process.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||||||||
2 | . Vector processor: |
This subclass is indented under subclass 1. Subject matter including specificadaptation of the architecture
or structure which operates on one-dimensional data arrays.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||
3 | .. Scalar/vector processor interface: |
This subclass is indented under subclass 2. Subject matter which includes an intermediate structure linking a scalar processor with a vector processor. | |
4 | .. Distributing of vector data to vector registers: |
This subclass is indented under subclass 2. Subject matter involving structure providing vector data
transfer to vector registers.
SEE OR SEARCH CLASS:
| |||
5 | ... Masking to control an access to data in vector register: |
This subclass is indented under subclass 4. Subject matter which is directed to specific structure or operation to screen out access to a particular location in a vector register. | |
6 | .. Controlling access to external vector data: |
This subclass is indented under subclass 2. Subject matter wherein access to external vector processing data is regulated. | |
7 | .. Vector processor operation: |
This subclass is indented under subclass 2. Subject matter wherein functioning of the vector processor is specified. | |
8 | ... Sequential: |
This subclass is indented under subclass 7. Subject matter wherein a vector processing is performed in program order. | |
9 | ... Concurrent: |
This subclass is indented under subclass 7. Subject matter wherein multiple vector instructions are issued simultaneously. | |
10 | . Array processor: |
This subclass is indented under subclass 1. Subject matter comprising four or more identical processing
elements (e.g., cells) joined in a two-dimensional or higher arrangement.
SEE OR SEARCH CLASS:
| |||
11 | .. Array processor element interconnection: |
This subclass is indented under subclass 10. Subject matter including details of a structure which mutually
joins the identical processing elements.
SEE OR SEARCH CLASS:
| |||
12 | ... Cube or hypercube: |
This subclass is indented under subclass 11. Subject matter wherein the identical processing elements are joined in a 3-or - greater dimensional pattern. | |
13 | ... Partitioning: |
This subclass is indented under subclass 11. Subject matter which controls the structure joining the
processing elements by partitioning the array into groups of processing
elements.
SEE OR SEARCH CLASS:
| |||
14 | ... Processing element memory: |
This subclass is indented under subclass 11. Subject matter which controls the structure joining the memory within an individual array processor element or associated with an individual array processor element. | |
15 | ... Reconfiguring: |
This subclass is indented under subclass 11. Subject matter wherein an existing structure joining the
array processing elements is modified.
SEE OR SEARCH CLASS:
| |||||||
16 | .. Array processor operation: |
This subclass is indented under subclass 10. Subject matter wherein a specific function or process performed by the array processor is specified. | |
17 | ... Application specific: |
This subclass is indented under subclass 16. Subject matter wherein overall operation or process of the
array processor is directed toward a particular purpose.
SEE OR SEARCH CLASS:
| |||||||
18 | ... Data flow array processor: |
This subclass is indented under subclass 16. Subject matter wherein the array processor performs a calculation
when all required data is present (data-driven).
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||||
19 | ... Systolic array processor: |
This subclass is indented under subclass 16. Subject matter wherein data moves between the identical processing elements in accordance with a global reference timing signal. | |
20 | ... Multimode (e.g., MIMD to SIMD, etc.): |
This subclass is indented under subclass 16. Subject matter wherein the array processor may switch between
plural operating modes.
| |||
21 | ... Multiple instruction, multiple data (MIMD): |
This subclass is indented under subclass 16. Subject matter wherein the array processor operates in a multiple instruction, multiple data mode. | |
22 | ... SIMD: |
This subclass is indented under subclass 16. Subject matter wherein the array processor operates in a single instruction, multiple data mode. | |
23 | . Superscalar: |
This subclass is indented under subclass 1. Subject matter comprising an architecture which determines
a group of upcoming instructions which do not mutually interfere
with each other and issues or dispatches this group simultaneously.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||||
24 | . Long instruction word: |
This subclass is indented under subclass 1. Subject matter comprising an architecture which includes
compiler scheduled issuing of multiple opcodes per instruction.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||
25 | . Data driven or demand driven processor: |
This subclass is indented under subclass 1. Subject matter wherein a plural processor structure performs
a calculation when all required data is present (data-driven) or
when other processors request a calculation result (demand-driven).
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||
26 | .. Detection/pairing based on destination, ID tag, or data: |
This subclass is indented under subclass 25. Subject matter which is directed to specific structure or operation to perform detecting or pairing dependent upon intended destination, a particular identification tag or data itself. | |
27 | .. Particular data driven memory structure: |
This subclass is indented under subclass 25. Subject matter including a data driven interface with specific
memory structure to enhance the data flow capability of the processor.
SEE OR SEARCH CLASS:
| |||
28 | . Distributed processing system: |
This subclass is indented under subclass 1. Subject matter including a particular architecture having
two or more physically separate processors performing different
tasks with shared resources such that their combined work contribute
to a common goal.
SEE OR SEARCH CLASS:
| |||||||||
29 | .. Interface: |
This subclass is indented under subclass 28. Subject matter wherein details of an interconnection which mutually joins the processors are provided. | |
30 | .. Operation: |
This subclass is indented under subclass 28. Subject matter wherein functioning of the processors is specified. | |
31 | ... Master/slave: |
This subclass is indented under subclass 30. Subject matter wherein the physically separate processors
include a primary processor (master) controlling the operation of
a secondary processor (slave).
SEE OR SEARCH CLASS:
| |||||||||
32 | . Microprocessor or multichip or multimodule processor having sequential program control: |
This subclass is indented under subclass 1. Subject matter comprising a CPU on a single integrated circuit
chip or on plural integrated chips or in plural discrete units which
provide serial processing.
SEE OR SEARCH CLASS:
| |||||
33 | .. Having multiple internal buses: |
This subclass is indented under subclass 32. Subject matter comprising an internal structure having plural buses. | |
34 | .. Including coprocessor: |
This subclass is indented under subclass 32. Subject matter including an auxiliary processor which provides
a supplemental function for or other assistance to a primary processor.
SEE OR SEARCH CLASS:
| |||||
35 | ... Digital Signal Processor: |
This subclass is indented under subclass 34. Subject matter wherein the auxiliary processor is particularly
configured to perform high speed data manipulations.
SEE OR SEARCH CLASS:
| |||||
36 | .. Application specific: |
This subclass is indented under subclass 32. Subject matter wherein the processor is generically adapted
for a particular purpose.
| |||
37 | .. Programmable (e.g., EPROM): |
This subclass is indented under subclass 32. Subject matter wherein operation of the processor may be
externally modifiable.
SEE OR SEARCH CLASS:
| |||
38 | .. Offchip interface: |
This subclass is indented under subclass 32. Subject matter wherein particular internal structure of
the processor is provided which allows interfacing from the processor
to an external device.
SEE OR SEARCH CLASS:
| |||
39 | ... Externally controlled internal mode switching via pin: |
This subclass is indented under subclass 38. Subject matter wherein an internal processor mode may be changed by an external means connected to the processor by an electrical contact. | |
40 | ... External sync or interrupt signal: |
This subclass is indented under subclass 38. Subject matter wherein the processor receives a synchronization
or interrupt signal from an outside source.
SEE OR SEARCH CLASS:
| |||||
41 | .. RISC: |
This subclass is indented under subclass 32. Subject matter wherein the set of processing instructions available is relatively small and rapidly executable (i.e., Reduced Instruction Set Computing) and a new instruction is fetched during the time when a previous instruction is executed. | |
42 | .. Operation: |
This subclass is indented under subclass 32. Subject matter wherein specific functioning of the processor is recited. | |
43 | ... Mode switching: |
This subclass is indented under subclass 42. Subject matter wherein an ability to change between multiple processor operating modes is recited. | |
200 | ARCHITECTURE BASED INSTRUCTION PROCESSING: |
This subclass is indented under the class definition. Subject matter including instruction data processing for
particular processor architectures.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||||||||||||
201 | . Data flow based system: |
This subclass is indented under subclass 200. Subject matter wherein initiation of instruction execution
is driven by availability of data required by the instruction.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||
202 | . Stack based computer: |
This subclass is indented under subclass 200. Subject matter wherein the architecture"s processor
is based upon a stack model and all instruction data processing
occurs through use of the stack.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||
203 | . Multiprocessor instruction: |
This subclass is indented under subclass 200. Subject matter including processing of an instruction specific
for a plural processor computer architecture.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||
204 | INSTRUCTION ALIGNMENT: |
This subclass is indented under the class definition. Subject matter including accessing and retrieval of instruction
data of a fixed or variable length from a memory or buffer and for shifting
of such instruction data to align it with a physical memory or buffer
boundary.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||||||||||||
205 | INSTRUCTION FETCHING: |
This subclass is indented under the class definition. Subject matter directed to locating and retrieval of instruction
data for processing.
SEE OR SEARCH CLASS:
| |||||||||||
206 | . Of multiple instructions simultaneously: |
This subclass is indented under subclass 205. Subject matter for causing a fetch of a plurality of instruction data to occur at the same time. | |
207 | . Prefetching: |
This subclass is indented under subclass 205. Subject matter including fetching of a given instruction
or variable before it is utilized.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||
208 | INSTRUCTION DECODING (E.G., BY MICROINSTRUCTION, START ADDRESS GENERATOR, HARDWIRED): |
This subclass is indented under the class definition. Subject matter including an internal hardware, firmware, or
software operation by which a computer system determines the meaning
of an instruction"s operation code, control bits, and
operands.
SEE OR SEARCH CLASS:
| |||||
209 | . Decoding instruction to accommodate plural instruction interpretations (e.g., different dialects, languages, emulation, etc.): |
This subclass is indented under subclass 208. Subject matter including means or steps for decoding a same
instruction identifier to mean a different operation depending on
a particular state or condition within the system.
SEE OR SEARCH CLASS:
| |||||||||||
210 | . Decoding instruction to accommodate variable length instruction or operand: |
This subclass is indented under subclass 208. Subject matter including means or steps for decoding instruction
data whose length varies.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||
211 | . Decoding instruction to generate an address of a microroutine: |
This subclass is indented under subclass 208. Subject matter including means or steps for utilizing instruction
data to develop a starting or initial address of a microroutine
responsible for controlling execution of the instruction.
SEE OR SEARCH CLASS:
| |||
212 | . Decoding by plural parallel decoders: |
This subclass is indented under subclass 208. Subject matter including means or steps for decoding an
instruction in parallel steps by plural decoding elements.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||
213 | . Predecoding of instruction component: |
This subclass is indented under subclass 208. Subject matter for decoding part of an instruction at an
earlier processor cycle than the remainder of the instruction.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||||||||
214 | INSTRUCTION ISSUING: |
This subclass is indented under the class definition. Subject matter including means or steps for dispatching
an instruction for execution (e.g., designating
a register after resolving data conflicts).
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||
215 | . Simultaneous issuance of multiple instructions: |
This subclass is indented under subclass 214. Subject matter including means or steps for issuing plural
instructions in parallel (e.g., superscalar, very
long instruction word (VLIW)).
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||
216 | DYNAMIC INSTRUCTION DEPENDENCY CHECKING, MONITORING, OR CONFLICT RESOLUTION: |
This subclass is indented under the class definition. Subject matter including means or steps for on-the-fly
testing of instructions and operands to assess conflicts related
to data or functional unit availability (e.g., identifying dependencies, attempting
to resolve dependencies, or both).
SEE OR SEARCH CLASS:
| |||||||||||||||||||||||
217 | . Scoreboarding, reservation station, or aliasing: |
This subclass is indented under subclass 216. Subject matter utilizing scoreboarding, reservation
stations, aliasing (i.e., renaming), or combinations
thereof for dependency checking and resolution.
SEE OR SEARCH CLASS:
| |||||||
218 | . Commitment control or register bypass: |
This subclass is indented under subclass 216. Subject matter including means or steps for controlling
the writing of results to registers and for bypassing results around
registers to eliminate or alleviate data availability conflicts.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||
219 | . Reducing an impact of a stall or pipeline bubble: |
This subclass is indented under subclass 216. Subject matter including means or steps for allowing an
instruction execution to catch up with other instruction in a pipeline
without flushing that execution pipeline.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||
220 | PROCESSING CONTROL: |
This subclass is indented under the class definition. Subject matter including a dynamic control of execution, processing, or
sequencing of instruction data within a processor.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||||
221 | . Arithmetic operation instruction processing: |
This subclass is indented under subclass 220. Subject matter for control of execution or processing of
instruction data peculiar to arithmetic operation (e.g., add, subtract, multiply, etc.).
SEE OR SEARCH CLASS:
| |||||
222 | .. Floating point or vector: |
This subclass is indented under subclass 221. Subject matter for control of execution or processing of
instruction data peculiar to a floating point or vector operation.
SEE OR SEARCH CLASS:
| |||
223 | . Logic operation instruction processing: |
This subclass is indented under subclass 220. Subject matter for control of execution or processing of
instruction data peculiar to logic operation (e.g., AND, OR, exclusive
OR, etc.).
SEE OR SEARCH CLASS:
| |||||||||
224 | .. Masking: |
This subclass is indented under subclass 223. Subject matter for control of execution or processing of
instruction data peculiar to blocking and passing data elements
contained within memory words or processor registers.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||
225 | . Processing control for data transfer: |
This subclass is indented under subclass 220. Subject matter including means or steps for processing instruction
data that specifically support or perform a data transfer operation.
SEE OR SEARCH CLASS:
| |||||||||||||
226 | . Instruction modification based on condition: |
This subclass is indented under subclass 220. Subject matter including means or steps for changing the
operation of an instruction based upon some condition by substituting
or changing the instruction in some manner.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||
227 | . Specialized instruction processing in support of testing, debugging, emulation: |
This subclass is indented under subclass 220. Subject matter including means or steps for execution or
sequencing of instruction data that support testing, debugging, or
emulation.
SEE OR SEARCH CLASS:
| |||||||||||||||||||
228 | . Context preserving (e.g., context swapping, check-pointing, register windowing): |
This subclass is indented under subclass 220. Subject matter including means for storing volatile data
contained in processor registers such that the volatile data can
be restored at some point later in time.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||
229 | . Mode switch or change: |
This subclass is indented under subclass 220. Subject matter including means or steps for changing a mode
of processing an instruction (e.g., sequential
processing to parallel processing, etc.).
SEE OR SEARCH CLASS:
| |||||||||||
230 | . Generating next microinstruction address: |
This subclass is indented under subclass 220. Subject matter including means or steps for generating an
address of a next microinstruction in sequence to be processed.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||
231 | . Detecting end or completion of microprogram: |
This subclass is indented under subclass 220. Subject matter including means or steps for detecting or
sensing a completion or end of a microprogram routine.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||||||
232 | . Hardwired controller: |
This subclass is indented under subclass 220. Subject matter utilizing a sequential state machine, hardwired
logic, or both for sequencing a flow of instruction data.
SEE OR SEARCH CLASS:
| |||||||||||||||||||
233 | . Branching (e.g., delayed branch, loop control, branch predict, interrupt): |
This subclass is indented under subclass 220. Subject matter including means or steps for performing a
change in instruction data flow brought about by instruction data
execution or external stimuli.
SEE OR SEARCH CLASS:
| |||||||||||
234 | .. Conditional branching: |
This subclass is indented under subclass 233. Subject matter including means or steps for supporting changes in program execution flow based upon some condition within the processor (e.g., branch if equal, branch if zero, etc.). | |
235 | ... Simultaneous parallel fetching or executing of branch and fall-through path: |
This subclass is indented under subclass 234. Subject matter including systems which execute in parallel both the branch taken and branch failure paths of a conditional branch until such time as the outcome of the conditional branch is known. | |
236 | ... Evaluation of multiple conditions or multiway branching: |
This subclass is indented under subclass 234. Subject matter including means or steps for evaluating more than a single condition in one instruction or for choosing to branch to at least one of multiple destinations. | |
237 | ... Prefetching a branch target (i.e., look ahead): |
This subclass is indented under subclass 234. Subject matter including means or steps for prefetching
an instruction from the target of a branch in anticipation of the
branch being taken.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||
238 | .... Branch target buffer: |
This subclass is indented under subclass 237. Subject matter including means or steps for memorizing or holding the last several branch target addresses so that if a branch is encountered again, the target address does not have to be recalculated. | |
239 | ... Branch prediction: |
This subclass is indented under subclass 234. Subject matter including means or steps for attempting to
theorize or guess an outcome of a branch before such outcome can
be determined.
SEE OR SEARCH CLASS:
| |||
240 | .... History table: |
This subclass is indented under subclass 239. Subject matter including means or steps for memorizing an outcome of the last several branch instructions encountered and use that to more accurately predict an outcome of that same branch instructions if they are encountered again in the future. | |
241 | .. Loop execution: |
This subclass is indented under subclass 233. Subject matter including means or steps for controlling
an execution of a program loop.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||||||
242 | .. To macro-instruction routine: |
This subclass is indented under subclass 233. Subject matter including means or steps for accessing and
performing a particular predefined routine.
SEE OR SEARCH CLASS:
| |||||||||||||||
243 | .. To microinstruction subroutine: |
This subclass is indented under subclass 233. Subject matter including means or steps for calling microcode
subroutine from another microroutine.
SEE OR SEARCH CLASS:
| |||||
244 | .. Exception processing (e.g., interrupts and traps): |
This subclass is indented under subclass 233. Subject matter including means or steps for handling asynchronous
or unexpected changes in instruction data flow.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||
245 | . Processing sequence control (i.e., microsequencing): |
This subclass is indented under subclass 220. Subject matter including means or steps for controlling a sequencing of an execution of a microinstruction. | |
246 | .. Plural microsequencers (e.g., dual microsequencers): |
This subclass is indented under subclass 245. Subject matter including two or more microsequencers for sequencing through microroutines. | |
247 | .. Multilevel microcontroller (e.g., dual-level control store): |
This subclass is indented under subclass 245. Subject matter including means or steps for sequencing microinstruction processing utilizing a multilevel (e.g., dual level) microcode (i.e., a first level microcode addresses and controls a retrieval of a second or subsequent level microcode.). | |
248 | .. Writable/changeable control store architecture: |
This subclass is indented under subclass 245. Subject matter having a microprogram storage that is writable/changeable
so that a different microprogram may be installed.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||
300 | BYTE -WORD ORDER REARRANGING, BIT -FIELD INSERTION OR EXTRACTION, STRING LENGTH DETECTING, OR SEQUENCE DETECTING: |
This subclass is indented under the class definition. Subject matter having means or step for shuffling, adding, removing
of bit or for recognizing a sequence of bytes in a larger string
of bytes not provided for by the subclasses above.
SEE OR SEARCH THIS CLASS, SUBCLASS:
SEE OR SEARCH CLASS:
| |||||||||||||||||||
E9.001 | ARRANGEMENTS FOR PROGRAM CONTROL, E.G., CONTROL UNIT (EPO): |
This main group provides for the control of execution, processing, or sequencing of instruction data within a processor. This subclass is substantially the same in scope as ECLA classification G06F9/00. | |
E9.002 | . Using wired connections, e.g., plugboard (EPO): |
This subclass is indented under subclass E9.001. This sub class is substantially the same in scope as ECLA classification G06F9/02. | |
E9.003 | . Using stored program, i.e., using internal store of processing (EPO): |
This subclass is indented under subclass E9.001. This subclass is substantially the same in scope as ECLA classification G06F9/06. | |
E9.004 | .. Micro-control or micro-program arrangements (EPO): |
This subclass is indented under subclass E9.003. This subclass is substantially the same in scope as ECLA classification G06F9/22. | |
E9.005 | ... Execution means for micro-instructions irrespective of the micro-instruction function, e.g., decoding of micro-instructions and nano-instructions; timing of micro instructions; programmable logic arrays; delays and fan-out problems (EPO): |
This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/22D. | |
E9.006 | ... Micro instruction function e.g., input/output micro-instruction; diagnostic micro-instruction; micro-instruction format (EPO): |
This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/22F. | |
E9.007 | ... Loading of the micro-program (EPO): |
This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/24. | |
E9.008 | ... Enhancement of operational speed, e.g., by using several micro-control devices operating in parallel (EPO): |
This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/28. | |
E9.009 | ... Address formation of the next micro-instruction (EPO): |
This subclass is indented under subclass E9.004. This
subclass is substantially the same in scope as ECLA classification
G06F 9/26.
| |||
E9.01 | .... Micro-instruction address formation(EPO): |
This subclass is indented under subclass E9.009. This subclass is substantially the same in scope as ECLA classification G06F9/26F. | |
E9.011 | .... Arrangements for next micro-instruction selection (EPO): |
This subclass is indented under subclass E.009. This subclass is substantially the same in scope as ECLA classification G06F9/26N. | |
E9.012 | ..... Micro-instruction selection based on results of processing (EPO): |
This subclass is indented under subclass E9.011. This subclass is substantially the same in scope as ECLA classification G06F9/26N1. | |
E9.013 | ...... By address selection on input of storage (EPO): |
This subclass is indented under subclass E9.012. This subclass is substantially the same in scope as ECLA classification G06F9/26N1E. | |
E9.014 | ...... By instruction selection on output of storage (EPO): |
This subclass is indented under subclass E9.012. This subclass is substantially the same in scope as ECLA classification G06F9/26N1S. | |
E9.015 | ..... Micro-instruction selection not based on processing results, e.g., interrupt, patch, first cycle store, diagnostic programs (EPO): |
This subclass is indented under subclass E9.011. This subclass is substantially the same in scope as ECLA classification G06F9/26N2. | |
E9.016 | .. Arrangements for executing machine-instructions, e.g., instruction decode (EPO): |
This subclass is indented under subclass E9.003. This
subclass is substantially the same in scope as ECLA classification
G06F9/30.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||||
E9.017 | ... Controlling the executing of arithmetic operations (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/302. | |
E9.018 | ... Controlling the executing of logical operations (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/305. | |
E9.019 | ... Controlling single bit operations (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/308. | |
E9.02 | ... For comparing (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30C. | |
E9.021 | ... For format conversion (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30F. | |
E9.022 | ... Using storage based on relative movement between record carrier and transducer (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30Q. | |
E9.023 | ... Register arrangements, e.g., register files, special registers (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30R. | |
E9.024 | .... Special purpose registers, e.g., segment register, profile register (EPO): |
This subclass is indented under subclass E9.023. This subclass is substantially the same in scope as ECLA classification G06F9/30R2. | |
E9.025 | .... Register structure, e.g., multigauged registers (EPO): |
This subclass is indented under subclass E9.023. This subclass is substantially the same in scope as ECLA classification G06F9/30R4. | |
E9.026 | ..... Implementation provisions thereof, e.g., ports, bypass paths (EPO): |
This subclass is indented under subclass E9.025. This subclass is substantially the same in scope as ECLA classification G06F9/30R4P. | |
E9.027 | ..... Organization of register space, e.g., distributed register files, register banks (EPO): |
This subclass is indented under subclass E9.025. This subclass is substantially the same in scope as ECLA classification G06F9/30R4S. | |
E9.028 | ... Instruction analysis, e.g., decoding, instruction word fields (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30T. | |
E9.029 | .... Variable length instructions or constant length instructions whereby the relative length of operation and operand part is variable (EPO): |
This subclass is indented under subclass E9.028. This subclass is substantially the same in scope as ECLA classification G06F9/30T2. | |
E9.03 | .... Decoding the operand specifier, e.g., specifier format (EPO): |
This subclass is indented under subclass E9.028. This subclass is substantially the same in scope as ECLA classification 0G06F9/30T4. | |
E9.031 | .... With implied specifier, e.g., top of stack (EPO): |
This subclass is indented under subclass E9.028. This subclass is substantially the same in scope as ECLA classification G06F9/30T4S. | |
E9.032 | ... For specific instructions not covered by the preceding groups, e.g., halt, synchronize (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30Z. | |
E9.033 | ... Controlling loading, storing, or clearing operations (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/312. | |
E9.034 | ... Controlling moving, shifting, or rotation operations (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/315. | |
E9.035 | ... With operation extension or modification (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/318. | |
E9.036 | .... Using data descriptors, e.g., dynamic data typing (EPO): |
This subclass is indented under subclass E9.035. This subclass is substantially the same in scope as ECLA classification G06F9/318D. | |
E9.037 | .... Using run time instruction translation (EPO): |
This subclass is indented under subclass E9.035. This subclass is substantially the same in scope as ECLA classification G06F9/318T. | |
E9.038 | ... Addressing or accessing the instruction operand or the result (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/34. | |
E9.039 | .... Of multiple operands or results(EPO): |
This subclass is indented under subclass E9.038. This subclass is substantially the same in scope as ECLA classification G06F9/345. | |
E9.04 | .... Indirect addressing (EPO): |
This subclass is indented under subclass E9.038. This
subclass is substantially the same in scope as ECLA classification
G06F9/35.
| |||
E9.041 | .... Indexed addressing (EPO): |
This subclass is indented under subclass E9.038. This
subclass is substantially the same in scope as ECLA classification
G06F9/355.
| |||
E9.042 | ..... Using index register, e.g., adding index to base address (EPO): |
This subclass is indented under subclass E9.041. This subclass is substantially the same in scope as ECLA classification G06F9/355A. | |
E9.043 | ...... Using wraparound, e.g., modulo or circular addressing (EPO): |
This subclass is indented under subclass E9.042. This subclass is substantially the same in scope as ECLA classification G06F9/355A2. | |
E9.044 | ...... Using scaling, e.g., multiplication of index (EPO): |
This subclass is indented under subclass E9.042. This subclass is substantially the same in scope as ECLA classification G06F9/355A4. | |
E9.045 | ... Concurrent instruction execution, e.g., pipeline, look ahead (EPO): |
This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/38. | |
E9.046 | .... Data or operand accessing, e.g., operand prefetch, operand bypass (EPO): |
This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38D. | |
E9.047 | ..... Operand prefetch, e.g., prefetch instruction, address prediction (EPO): |
This subclass is indented under subclass E9.046. This subclass is substantially the same in scope as ECLA classification G06F9/38D2. | |
E9.048 | ..... Maintaining memory consistency (EPO): |
This subclass is indented under subclass E9.046. This subclass is substantially the same in scope as ECLA classification G06F9/38D4. | |
E9.049 | .... Instruction issuing, e.g., dynamic instruction scheduling, out of order instruction execution (EPO): |
This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38E. | |
E9.05 | ..... Speculative instruction execution, e.g., conditional execution, procedural dependencies, instruction invalidation (EPO): |
This subclass is indented under subclass E9.049. This subclass is substantially the same in scope as ECLA classification G06F9/38E2. | |
E9.051 | ...... Using dynamic prediction, e.g., branch history table (EPO): |
This subclass is indented under subclass E9.05. This subclass is substantially the same in scope as ECLA classification G06F9/38E2D. | |
E9.052 | ...... Using static prediction, e.g., branch taken strategy (EPO): |
This subclass is indented under subclass E9.05. This subclass is substantially the same in scope as ECLA classification G06F9/38E2S. | |
E9.053 | ..... From multiple instruction streams, e.g., multistreaming (EPO): |
This subclass is indented under subclass E9.049. This subclass is substantially the same in scope as ECLA classification G06F9/38E4. | |
E9.054 | ..... Of compound instructions (EPO): |
This subclass is indented under subclass E9.049. This subclass is substantially the same in scope as ECLA classification G06F9/38E6. | |
E9.055 | .... Instruction prefetch, e.g., instruction buffer (EPO): |
This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38F. | |
E9.056 | ..... For branches, e.g., hedging branch folding (EPO): |
This subclass is indented under subclass E9.055. This subclass is substantially the same in scope as ECLA classification G06F9/38F2. | |
E9.057 | ...... Using address buffers, e.g., return stack (EPO): |
This subclass is indented under subclass E9.056. This subclass is substantially the same in scope as ECLA classification G06F9/38F2B. | |
E9.058 | ..... For loops, e.g., loop buffer (EPO): |
This subclass is indented under subclass E9.055. This subclass is substantially the same in scope as ECLA classification G06F9/38F4. | |
E9.059 | ..... With instruction modification, e.g., store into instruction stream (EPO): |
This subclass is indented under subclass E9.055. This subclass is substantially the same in scope as ECLA classification G06F9/38F6. | |
E9.06 | .... Recovery, e.g., branch miss-prediction, exception handling (EPO): |
This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38H. | |
E9.061 | ..... Using multiple copies of the architectural state, e.g., shadow registers (EPO): |
This subclass is indented under subclass E9 .06. This subclass is substantially the same in scope as ECLA classification G06F9/38H2. | |
E9.062 | .... Using instruction pipelines (EPO): |
This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38P. | |
E9.063 | ..... Synchronization, e.g., clock skew (EPO): |
This subclass is indented under subclass E9 .062. This subclass is substantially the same in scope as ECLA classification G06F9/38P2. | |
E9.064 | ..... Technology-related problems thereof, e.g., GaAs pipelines (EPO): |
This subclass is indented under subclass E9 .062. This subclass is substantially the same in scope as ECLA classification G06F9/38P4. | |
E9.065 | ..... Pipelining a single stage, e.g., superpipelining (EPO): |
This subclass is indented under subclass E9 .062. This subclass is substantially the same in scope as ECLA classification G06F9/38P6. | |
E9.066 | .... Using a slave processor, e.g., coprocessor (EPO): |
This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38S. | |
E9.067 | ..... Which is not visible to the instruction set architecture, e.g., using memory mapping, illegal opcodes (EPO): |
This subclass is indented under subclass E9.066. This subclass is substantially the same in scope as ECLA classification G06F9/38S4. | |
E9.068 | ...... For non-native instruction set architecture (EPO): |
This subclass is indented under subclass E9.067. This subclass is substantially the same in scope as ECLA classification G06F9/38S4L. | |
E9.069 | ..... Which is visible to the instruction set architecture (EPO): |
This subclass is indented under subclass E9.066. This subclass is substantially the same in scope as ECLA classification G06F9/38S6. | |
E9.07 | ...... Having access to instruction memory (EPO): |
This subclass is indented under subclass E9.069. This subclass is substantially the same in scope as ECLA classification G06F9/38S6C. | |
E9.071 | .... Using a plurality of independent parallel functional units (EPO): |
This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38T. | |
E9.072 | ..... Decoding (EPO): |
This subclass is indented under subclass E9.071. This subclass is substantially the same in scope as ECLA classification G06F9/38T2. | |
E9.073 | ... Address formation of the next instruction, e.g., incrementing the instruction counter, jump (EPO): |
This subclass is indented under subclass E9 .016. This
subclass is substantially the same in scope as ECLA classification
G06F9/32.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||
E9.074 | .... Program or instruction counter, e.g., incrementing (EPO): |
This subclass is indented under subclass E9 .073. This subclass is substantially the same in scope as ECLA classification G06F9/32A. | |
E9.075 | .... Branch or jump to non-sequential address (EPO): |
This subclass is indented under subclass E9 .073. This subclass is substantially the same in scope as ECLA classification G06F9/32B. | |
E9.076 | ..... Unconditional, e.g., indirect jump (EPO): |
This subclass is indented under subclass E9 .075. This subclass is substantially the same in scope as ECLA classification G06F9/32B2. | |
E9.077 | ..... Conditional (EPO): |
This subclass is indented under subclass E9 .075. This subclass is substantially the same in scope as ECLA classification G06F9/32B4. | |
E9.078 | ..... For cyclically repeating instructions, e.g., iterative operation, loop counter (EPO): |
This subclass is indented under subclass E9 .075. This subclass is substantially the same in scope as ECLA classification G06F9/32B6. | |
E9.079 | .... Condition code generation, e.g., status register (EPO): |
This subclass is indented under subclass E9 .073. This subclass is substantially the same in scope as ECLA classification G06F9/32C. | |
E9.08 | .... Selective instruction skip or conditional execution, e.g., dummy cycle (EPO): |
This subclass is indented under subclass E9 .073. This subclass is substantially the same in scope as ECLA classification G06F9/32S. | |
E9.081 | .... Sequential commutation, e.g., ring counter, cyclical pulse distribution (EPO): |
This subclass is indented under subclass E9 .073. This subclass is substantially the same in scope as ECLA classification G06F9/32T. | |
E9.082 | .. Arrangements for executing sub-programs, i.e., combinations of several instructions (EPO): |
This subclass is indented under subclass E9.003. This subclass is substantially the same in scope as ECLA classification G06F9/40. | |
E9.083 | ... Formation of sub-program jump address or of return address (EPO): |
This subclass is indented under subclass E9 .082. This
subclass is substantially the same in scope as ECLA classification
G06F9/42.
SEE OR SEARCH THIS CLASS, SUBCLASS:
| |||
E9.084 | .... Object Oriented Method Invocation (EPO): |
This subclass is indented under subclass E9 .083. This subclass is substantially the same in scope as ECLA classification G06F9/42M. | |
E9.085 | ..... Optimizing for Receiver Type (EPO): |
This subclass is indented under subclass E9 .084. This subclass is substantially the same in scope as ECLA classification G06F9/42M1. | |
E9.086 | . Using record carriers containing only program instructions (EPO): |
This subclass is indented under subclass E9.001. This subclass is substantially the same in scope as ECLA classification G06F9/04. | |
FOR000 | CLASS-RELATED FOREIGN DOCUMENTS |
This subclass has no definition. | |