CPC COOPERATIVE PATENT CLASSIFICATION

H ELECTRICITY

(NOTE omitted)

H03 ELECTRONIC CIRCUITRY

H03M CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means

<u>F15C 4/00</u>; optical analogue/digital converters <u>G02F 7/00</u>; coding, decoding or code conversion, specially adapted for particular applications, <u>see</u> the relevant subclasses, e.g. <u>G01D</u>, <u>G01R</u>, <u>G06F</u>, <u>G06T</u>, <u>G09G</u>, <u>G10L</u>, <u>G11B</u>, <u>G11C</u>, <u>H04B</u>, <u>H04L</u>, <u>H04M</u>, <u>H04N</u>; ciphering or deciphering for cryptography or other purposes involving the need for secrecy <u>G09C</u>)

WARNINGS

1. The following IPC groups are not in the CPC scheme. The subject matter for these IPC groups is classified in the following CPC groups:

8 1		
H03M 7/32	covered by	H03M 7/3002, H03M 7/3004, H03M 7/3006,
		H03M 7/3008, H03M 7/3011, H03M 7/3013,
		H03M 7/3015, H03M 7/3017, H03M 7/302,
		H03M 7/3024, H03M 7/3028, H03M 7/3031,
		H03M 7/3033, H03M 7/3035, H03M 7/3037,
		H03M 7/304, H03M 7/3042, H03M 7/3048
H03M 7/34	covered by	<u>H03M 7/3051</u>
H03M 7/36	covered by	H03M 7/3022, H03M 7/3026, H03M 7/3044
H03M 7/38	covered by	<u>H03M 7/3046</u>
H03M 7/44	covered by	<u>H03M 7/40</u>

2. In this subclass non-limiting references (in the sense of paragraph 39 of the Guide to the IPC) may still be displayed in the scheme.

1/00	Analogue/digital conversion; Digital/analogue	1/0609	• • { at two points of the transfer characteristic, i.e.
	conversion (conversion of analogue values to or from		by adjusting two reference values, e.g. offset
	differential modulation <u>H03M 3/00</u>)		and gain error}
1/001	• {Analogue/digital/analogue conversion}	1/0612	• • • {over the full range of the converter, e.g. for
1/002	• {Provisions or arrangements for saving power,		correcting differential non-linearity}
	e.g. by allowing a sleep mode, using lower supply	1/0614	• • {of harmonic distortion (<u>H03M 1/0617</u> takes
	voltage for downstream stages, using multiple clock		precedence)}
	domains or by selectively turning on stages when	1/0617	• • {characterised by the use of methods or means
	needed}		not specific to a particular type of detrimental
1/004	• {Reconfigurable analogue/digital or digital/		influence}
	analogue converters (<u>H03M 1/02</u> takes	1/0619	• • • {by dividing out the errors, i.e. using a
4 /00 =	precedence)}		ratiometric arrangement}
1/005	• • {among different converters types}	1/0621	• • • • {with auxiliary conversion of a value
1/007	• • {among different resolutions}		corresponding to the physical parameter(s) to
1/008	• • {among different conversion characteristics, e.g.	1/0/01	be compensated for}
	between mu-255 and a-laws}	1/0624	{by synchronisation}
1/02	 Reversible analogue/digital converters 	1/0626	• • · · {by filtering}
1/04	 using stochastic techniques 	1/0629	{Anti-aliasing}
1/06	 Continuously compensating for, or preventing, 	1/0631	• • • {Smoothing}
	undesired influence of physical parameters	1/0634	• • • {by averaging out the errors, e.g. using sliding
	(periodically, {e.g. by using stored correction		scale}
	values,} <u>H03M 1/10</u>)	1/0636	• • • • {in the amplitude domain}
1/0602	• • {of deviations from the desired transfer	1/0639	• • • • {using dither, e.g. using triangular or
	characteristic (<u>H03M 1/0617</u> takes precedence)}		sawtooth waveforms (for increasing
1/0604	• • • {at one point, i.e. by adjusting a single		resolution $\underline{H03M \ 1/201}$)}
	reference value, e.g. bias or gain error (gain	1/0641	• • • • • {the dither being a random signal}
=	setting for range control H03M 1/18)}	1/0643	• • • { in the spatial domain }
1/0607	{Offset or drift compensation (removal of		
	offset already present on the analogue input		

CPC - 2024.01

signal <u>H03M 1/1295</u>)}

1/0646	• • • • • {by analogue redistribution among corresponding nodes of adjacent cells, e.g.	1/0872 {by disabling changes in the output durin the transitions, e.g. by holding or latching	
	using an impedance network connected among all comparator outputs in a flash	1/0881 {by forcing a gradual change from one output level to the next, e.g. soft-start}	
	converter}	1/089 • • • {of temperature variations}	
1/0648	• • • • {by arranging the quantisation value	1/10 • Calibration or testing	
	generators in a non-sequential pattern	1/1004 • • { without interrupting normal operation, e.g.	
	layout, e.g. symmetrical}	by providing an additional component for	
1/0651	• • • • {by selecting the quantisation value	temporarily replacing components to be tested	1
	generators in a non-sequential order, e.g.	or calibrated (<u>H03M 1/1009</u> , <u>H03M 1/1071</u> ta	ıke
	symmetrical}	precedence)}	
1/0653	• • • • • (the order being based on measuring the	1/1009 • • {Calibration}	
	error}	1/1014 {at one point of the transfer characteristic, i	
1/0656	{in the time domain, e.g. using intended jitter	by adjusting a single reference value, e.g. b	
1/0650	as a dither signal}	or gain error (gain setting for range control	
1/0658	{by calculating a running average of a	<u>H03M 1/18</u>)}	
1/066	number of subsequent samples }	1/1019 {by storing a corrected or correction valu	ie in
1/066	• • • • {by continuously permuting the elements used, i.e. dynamic element matching}	a digital look-up table}	
1/0663	used, i.e. dynamic element matching } {using clocked averaging}	1/1023 {Offset correction (<u>H03M 1/1019</u> takes	
1/0665	• • • • • {using clocked averaging} • • • • • {using data dependent selection of the	precedence; removal of offset already pre on the analogue input signal <u>H03M 1/129</u>	
1/0003	elements, e.g. data weighted averaging}	1/1028 • • • {at two points of the transfer characteristic,	
1/0668	• • • • • • {the selection being based on the	by adjusting two reference values, e.g. offse	
170000	output of noise shaping circuits for	and gain error (gain setting for range control	
	each element}	H03M 1/18)}	
1/067	{using different permutation circuits for	1/1033 {over the full range of the converter, e.g. fo	or
	different parts of the digital signal}	correcting differential non-linearity}	
1/0673	• • • • • {using random selection of the elements	1/1038 {by storing corrected or correction values	S
	(with data-controlled random generator	in one or more digital look-up tables	
	<u>H03M 1/0665</u>)}	$(\underline{\text{H03M } 1/1057} \text{ takes precedence})$	
1/0675	• • {using redundancy}	1/1042 {the look-up table containing corrected	
1/0678	• • • {using additional components or elements,	values for replacing the original digital	
	e.g. dummy components}	values (<u>H03M 1/1052</u> takes precedence	e)}
1/068	• • • • {the original and additional components	1/1047 {using an auxiliary digital/analogue	
	or elements being complementary to each	converter for adding the correction val	
1/0.502	other, e.g. CMOS}	to the analogue signal (H03M 1/1052 t precedence)}	akes
1/0682	{using a differential network structure, i.e. symmetrical with respect to ground}	1/1052 { using two or more look-up tables each	h
1/0685	• • • • • • {using real and complementary	corresponding to a different type of err	
1/0065	patterns}	e.g. for offset, gain error and non-linea	
1/0687	• • • {using fault-tolerant coding, e.g. parity	error respectively}	•
170007	check, error correcting codes (H03M 1/069	1/1057 {by trimming, i.e. by individually adjusti	ng
	takes precedence)}	at least part of the quantisation value	
1/069	• • • • {by range overlap between successive stages	generators or stages to their nominal valu	
	or steps}	1/1061 {using digitally programmable trimming	ng
1/0692	• • • • { using a diminished radix representation,	circuits}	
	e.g. radix 1.95}	1/1066 • • {Mechanical or optical alignment}	
1/0695	• • • • { using less than the maximum number of	1/1071 {Measuring or testing}	
	output states per stage or step, e.g. 1.5 per	1/1076 {Detection or location of converter hardwar	
	stage or less than 1.5 bit per stage type}	failure, e.g. power supply failure, open or sl	hort
1/0697	• • • • {in time, e.g. using additional comparison	circuit}	
1 /00	cycles}	1/108 {Converters having special provisions for	
1/08	• of noise {(<u>H03M 1/0617</u> takes precedence)}	facilitating access for testing purposes} 1/1085 {using domain transforms, e.g. Fast Fourier	
1/0809	(of bubble errors, i.e. irregularities in	Transform}	
1/0010	thermometer codes}	1/109 {for dc performance, i.e. static testing	
1/0818	{of clock feed-through}	(H03M 1/1085 takes precedence)	
1/0827	• . • (of electromagnetic or electrostatic field noise, e.g. preventing crosstalk by shielding or optical	1/1095 {for ac performance, i.e. dynamic testing	
	isolation}	(H03M 1/1085 takes precedence)}	
1/0836	• • { of phase error, e.g. jitter}	1/12 • Analogue/digital converters ({H03M 1/001 – }	
1/0845	• • {of power supply variations, e.g. ripple}	H03M 1/10 take precedence)	
1/0854	{of quantisation noise}	1/1205 {Multiplexed conversion systems}	
1/0863	• • {of switching transients, e.g. glitches}	1/121 {Interleaved, i.e. using multiple converters	or
1,0003	(or o dumblento, e.g. gittenes)	converter parts for one channel}	

1/1215	• • • {using time-division multiplexing}	1/164	• • • { the steps being performed sequentially in
1/122	{Shared using a single converter or a part		series-connected stages (H03M 1/161 takes
	thereof for multiple channels, e.g. a residue		precedence)}
		1/165	• • • • {in which two or more residues with
	amplifier for multiple stages}	1/103	
1/1225	• • • { using time-division multiplexing }		respect to different reference levels in a
1/123	• • • {Simultaneous, i.e. using one converter per		stage are used as input signals for the next
	channel but with common control or reference		stage, i.e. multi-residue type}
	circuits for multiple converters}	1/167	{all stages comprising simultaneous
		1/10/	
1/1235	• • {Non-linear conversion not otherwise provided		converters (<u>H03M 1/165</u> takes
	for in subgroups of H03M 1/12}		precedence)}
1/124	• • {Sampling or signal conditioning arrangements	1/168	• • • • • { and delivering the same number of
	specially adapted for A/D converters}		bits}
1/1045		1/18	Automatic control for modifying the range of
1/1245	• • • {Details of sampling arrangements or methods}	1/10	signals the converter can handle, e.g. gain ranging
1/125	• • • • {Asynchronous, i.e. free-running operation	1/101	
	within each conversion cycle}	1/181	• • • {in feedback mode, i.e. by determining the
1/1255	• • • • {Synchronisation of the sampling frequency		range to be selected from one or more previous
	or phase to the input frequency or phase}		digital output values}
1/126	• • • • {Multi-rate systems, i.e. adaptive to different	1/182	• • • {the feedback signal controlling the
1/120			reference levels of the analogue/digital
	fixed sampling rates}		converter}
1/1265	• • • { Non-uniform sampling }	1/102	
1/127	• • • • { at intervals varying with the rate of	1/183	• • • • {the feedback signal controlling the gain
	change of the input signal}		of an amplifier or attenuator preceding the
1/1275	{at extreme values only}		analogue/digital converter}
	The state of the s	1/185	• • • • {the determination of the range being
1/128	• • • • {at random intervals, e.g. digital alias free		based on more than one digital output
	signal processing [DASP]}		value, e.g. on a running average, a power
1/1285	• • • {Synchronous circular sampling, i.e. using		estimation or the rate of change}
	undersampling of periodic input signals}	1/106	
1/129	• • • {Means for adapting the input signal to the	1/186	• • • {in feedforward mode, i.e. by determining the
1,12,	range the converter can handle, e.g. limiting,		range to be selected directly from the input
			signal}
	pre-scaling (<u>H03M 1/18</u> takes precedence);	1/187	• • • { using an auxiliary analogue/digital
	Out-of-range indication}		converter}
1/1295	• • • • {Clamping, i.e. adjusting the DC level of the	1/188	• • • {Multi-path, i.e. having a separate analogue/
	input signal to a predetermined value}	1/100	
1/14	Conversion in steps with each step involving	4 /0.0	digital converter for each possible range}
	the same or a different conversion means and	1/20	Increasing resolution using an n bit system to
	delivering more than one bit		obtain $n + m$ bits
1/1/1		1/201	• • {by dithering}
1/141	• • • {in which at least one step is of the folding	1/202	• • · {by interpolation}
	type; Folding stages therefore}	1/203	• • • {using an analogue interpolation circuit}
1/142	• • • {the reference generators for the steps being		
	arranged in a common two-dimensional array}	1/204	• • • • {in which one or more virtual intermediate
1/143	• • • {in pattern-reading type converters, e.g. having		reference signals are generated between
1,110	both absolute and incremental tracks on one		adjacent original reference signals, e.g.
			by connecting pre-amplifier outputs to
	disc or strip (<u>H03M 1/16</u> takes precedence)}		multiple comparators}
1/144	• • • {the steps being performed sequentially	1/205	• • • • • {using resistor strings for redistribution
	in a single stage, i.e. recirculation type	1/203	
	(H03M 1/141, H03M 1/143, H03M 1/16 take		of the original reference signals or
	precedence)}		signals derived therefrom}
1/145	• • • {the steps being performed sequentially	1/206	{ using a logic interpolation circuit}
1/143		1/207	• • • { using a digital interpolation circuit }
	in series-connected stages (H03M 1/141,	1/208	• • • {by prediction}
	<u>H03M 1/143</u> , <u>H03M 1/16</u> take precedence)}		
1/146	• • • { all stages being simultaneous converters }	1/22	 pattern-reading type
1/147	{at least two of which share a common	1/24	 using relatively movable reader and disc or
	reference generator}		strip
1/148	{the reference generator being arranged	1/245	{Constructional details of parts relevant
1/140	in a two-dimensional array}		to the encoding mechanism, e.g. pattern
	The state of the s		carriers, pattern sensors}
1/16	• • • with scale factor modification, i.e. by	1/26	- · · · · · · · · · · · · · · · · · · ·
	changing the amplification between the steps	1/26	with weighted coding, i.e. the weight given
	$\{(\underline{\text{H03M 1/141}} \text{ takes precedence})\}$		to a digit depends on the position of the digit
1/161	• • • {in pattern-reading type converters, e.g. with		within the block or code word, e.g. there is
	gearings}		a given radix and the weights are powers of
1/162	• • • { the steps being performed sequentially		this radix
1/102	in a single stage, i.e. recirculation type	1/28	with non-weighted coding
		1/282	• • • • • • • • • • • • • • • • • • •
	($\underline{\text{H03M 1/161}}$ takes precedence)}	1/202	random chain code}
			random cham code j

1/285	• • • • { of the unit Hamming distance type, e.g. Gray code }	1/46	• • • with digital/analogue converter for supplying reference values to converter
1/287	• • • • { using gradually changing slit width or pitch within one track; using plural tracks	1/462	• • • • {Details of the control circuitry, e.g. of the successive approximation register}
	having slightly different pitches, e.g. of the	1/464	• • • • {Non-linear conversion}
	Vernier or nonius type}	1/466	{using switched capacitors}
1/30	incremental	1/468	• • • • (asing switched departition) • • • • • (in which the input S/H circuit is
1/301	(Constructional details of parts relevant	1/400	merged with the feedback DAC array}
1/501	to the encoding mechanism, e.g. pattern	1/48	-
	carriers, pattern sensors}		Servo-type converters
1/303	{Circuits or methods for processing the	1/485	• • • {for position encoding, e.g. using resolvers or
1/303	quadrature signals}		synchros}
1/205		1/50	with intermediate conversion to time interval
1/305	• • • • • {for detecting the direction of		(<u>H03M 1/64</u> takes precedence)
	movement}	1/502	• • { using tapped delay lines}
1/306	• • • • • {for waveshaping}	1/504	• • { using pulse width modulation}
1/308	{ with additional pattern means for	1/506	• • • { the pulse width modulator being of the
	determining the absolute position, e.g.		charge-balancing type}
	reference marks}	1/508	• • • {the pulse width modulator being of the self-
1/32	• • using cathode-ray tubes {or analoguous two-		oscillating type}
	dimensional deflection systems}	1/52	Input signal integrated with linear return to
1/34	Analogue value compared with reference values	1/32	datum
	(H03M 1/48 takes precedence)	1/54	Input signal sampled and held with linear return
1/345	• • • { for direct conversion to a residue number	1/34	to datum
	representation}	1/57	
1/36	• • • simultaneously only, i.e. parallel type	1/56	Input signal compared with linear ramp
1/361	• • • • • • • • • • • • • • • • • • •	1/58	Non-linear conversion
1/301	value for each quantisation level, i.e. full	1/60	with intermediate conversion to frequency of
	flash converter type}		pulses
1/362	• • • • { the reference values being generated by a	1/62	Non-linear conversion
1/302	resistive voltage divider}	1/64	 with intermediate conversion to phase of
1/363	• • • • • { the voltage divider taps being held in a		sinusoidal {or similar periodical} signals
1/303	floating state, e.g. by feeding the divider	1/645	• • • { for position encoding, e.g. using resolvers or
			synchros (<u>H03M 1/485</u> takes precedence)}
	hy augrant courses)		synchros (<u>1103W 17403</u> takes precedence)
1/265	by current sources}	1/66	• Digital/analogue converters ({H03M 1/001 - }
1/365	• • • • • {the voltage divider being a single	1/66	•
	• • • • • { the voltage divider being a single resistor string }	1/66 1/661	• Digital/analogue converters ({H03M 1/001 − }
1/365 1/366	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits		• Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence)
	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented 		 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue
	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage 		 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital
1/366	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } 		 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curve-
1/366	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} 	1/661	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems}
1/366	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} {having a single comparator per bit, e.g. of 	1/661	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided
1/366 1/367 1/368	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} 	1/661 1/662 1/664	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66}
1/366	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive 	1/661	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of
1/366 1/367 1/368	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one 	1/661 1/662 1/664 1/665	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals}
1/366 1/367 1/368 1/38	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) 	1/662 1/664 1/665 1/667	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type}
1/366 1/367 1/368 1/38	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type 	1/662 1/664 1/665 1/667 1/668	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters}
1/366 1/367 1/368 1/38	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } 	1/662 1/664 1/665 1/667	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one
1/366 1/367 1/368 1/38	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors } {using current mode circuits, i.e. circuits 	1/662 1/664 1/665 1/667 1/668	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital
1/366 1/367 1/368 1/38 1/40 1/403	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } 	1/662 1/664 1/665 1/667 1/668	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant
1/366 1/367 1/368 1/38 1/40 1/403	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors } {using current mode circuits, i.e. circuits 	1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
1/366 1/367 1/368 1/38 1/40 1/403	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } { using current mode circuits, i.e. circuits in which the information is represented 	1/662 1/664 1/665 1/667 1/668	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded
1/366 1/367 1/368 1/38 1/40 1/403	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage 	1/661 1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type}
1/366 1/367 1/368 1/38 1/40 1/403 1/406	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } 	1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both
1/366 1/367 1/368 1/38 1/40 1/403 1/406	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } Sequential comparisons in series-connected 	1/661 1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-
1/366 1/367 1/368 1/38 1/40 1/403 1/406	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } Sequential comparisons in series-connected stages with no change in value of analogue signal 	1/661 1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array}
1/366 1/367 1/368 1/38 1/40 1/403 1/406	 {the voltage divider being a single resistor string} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected 	1/661 1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit
1/366 1/367 1/368 1/38 1/40 1/403 1/406	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } Sequential comparisons in series-connected stages with no change in value of analogue signal 	1/661 1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and
1/366 1/367 1/368 1/38 1/40 1/403 1/406	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } { Non-linear conversion } { having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type { using switched capacitors } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal 	1/661 1/662 1/664 1/665 1/667 1/668 1/68	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the
1/366 1/367 1/368 1/38 1/40 1/403 1/406 1/42 1/44	 { the voltage divider being a single resistor string } { using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values } {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type } sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal {using switched capacitors} 	1/661 1/662 1/664 1/665 1/667 1/668 1/68 1/682 1/685	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the binary weighted type}
1/366 1/367 1/368 1/38 1/40 1/403 1/406 1/42 1/44 1/442 1/445	 {the voltage divider being a single resistor string} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal {using switched capacitors} {the stages being of the folding type} 	1/661 1/662 1/664 1/665 1/667 1/668 1/68 1/682 1/685 1/687	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the unary weighted type} Automatic control for modifying converter range
1/366 1/367 1/368 1/38 1/40 1/403 1/406 1/42 1/44	 {the voltage divider being a single resistor string} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal {using switched capacitors} {the stages being of the folding type} {the stages being of the folding type} {using current mode circuits, i.e. circuits 	1/661 1/662 1/664 1/665 1/667 1/668 1/68 1/682 1/685	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the unary weighted type} Automatic control for modifying converter range Sequential conversion in series-connected stages
1/366 1/367 1/368 1/38 1/40 1/403 1/406 1/42 1/44 1/442 1/445	 {the voltage divider being a single resistor string} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal {using switched capacitors} {the stages being of the folding type} {the stages being of the folding type} {using current mode circuits, i.e. circuits in which the information is represented 	1/661 1/662 1/664 1/665 1/667 1/668 1/68 1/682 1/685 1/687	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the binary weighted type} Automatic control for modifying converter range Sequential conversion in series-connected stages (H03M 1/68 takes precedence)
1/366 1/367 1/368 1/38 1/40 1/403 1/406 1/42 1/44 1/442 1/445	 {the voltage divider being a single resistor string} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal {using switched capacitors} {the stages being of the folding type} {the stages being of the folding type} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage 	1/661 1/662 1/664 1/665 1/667 1/668 1/68 1/682 1/685 1/687	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the unary weighted type} Automatic control for modifying converter range Sequential conversion in series-connected stages
1/366 1/367 1/368 1/38 1/40 1/403 1/406 1/42 1/44 1/442 1/445	 {the voltage divider being a single resistor string} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal {using switched capacitors} {the stages being of the folding type} {the stages being of the folding type} {using current mode circuits, i.e. circuits in which the information is represented 	1/661 1/662 1/664 1/665 1/667 1/668 1/68 1/682 1/685 1/687	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the binary weighted type} Automatic control for modifying converter range Sequential conversion in series-connected stages (H03M 1/68 takes precedence)
1/366 1/367 1/368 1/38 1/40 1/403 1/406 1/42 1/44 1/442 1/445	 {the voltage divider being a single resistor string} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} {Non-linear conversion} {having a single comparator per bit, e.g. of the folding type} sequentially only, e.g. successive approximation type (converting more than one bit per step H03M 1/14) recirculation type {using switched capacitors} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage values} Sequential comparisons in series-connected stages with no change in value of analogue signal Sequential comparisons in series-connected stages with change in value of analogue signal {using switched capacitors} {the stages being of the folding type} {the stages being of the folding type} {using current mode circuits, i.e. circuits in which the information is represented by current values rather than by voltage 	1/661 1/662 1/664 1/665 1/667 1/668 1/68 1/685 1/687 1/70 1/72 1/74	 Digital/analogue converters ({H03M 1/001 - } H03M 1/10 take precedence) {Improving the reconstruction of the analogue output signal beyond the resolution of the digital input signal, e.g. by interpolation, by curvefitting, by smoothing} {Multiplexed conversion systems} {Non-linear conversion not otherwise provided for in subgroups of H03M 1/66} {with intermediate conversion to phase of sinusoidal or similar periodical signals} {Recirculation type} {Servo-type converters} with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits {both converters being of the unary decoded type} {the quantisation value generators of both converters being arranged in a common two-dimensional array} {Segmented, i.e. the more significant bit converter being of the unary decoded type and the less significant bit converter being of the binary weighted type} Automatic control for modifying converter range Sequential conversion in series-connected stages (H03M 1/68 takes precedence) Simultaneous conversion

1/745	• • • {with weighted currents}	3/3287	• • • • • {the dither being at least partially
1/747	• • • { with equal currents which are switched by		dependent on the input signal}
	unary decoded digital signals}	3/33	• • • • • {the dither being a random signal}
1/76	• • using switching tree	3/332	• • • • • {in particular a pseudo-random
1/765	{using a single level of switches which are		signal}
	controlled by unary decoded digital signals}	3/338	• • • • {by permutation in the time domain, e.g.
1/78	using ladder network		dynamic element matching (in multiple bit
1/785	• • • • {using resistors, i.e. R-2R ladders}		sub-converters H03M 1/066)}
1/80	• • using weighted impedances (H03M 1/76 takes	3/34	• • • • {by chopping}
1,00	precedence)	3/342	• • • • • {by double sampling, e.g. correlated
1/802	• • • { using capacitors, e.g. neuron-mos		double sampling}
1/002	transistors, charge coupled devices}	3/344	• • • {by filtering other than the noise-shaping
1/804	• • • • { with charge redistribution }		inherent to delta-sigma modulators, e.g. anti-
1/806	• • • • { with charge redistribution} • • • • • { with equally weighted capacitors which		aliasing}
1/800	are switched by unary decoded digital	3/346	• • • • {by suppressing active signals at
	signals}	2,2	predetermined times, e.g. muting, using non-
1/808			overlapping clock phases}
	 {using resistors}. with intermediate conversion to time interval	3/348	• • • • {using return-to-zero signals}
1/82		3/35	• • • • {using redundancy}
1/822	• • • {using pulse width modulation}	3/352	• • • {using redundancy}• • • {of deviations from the desired transfer
1/825	• • • • {by comparing the input signal with a digital	3/332	characteristic}
	ramp signal}	2/254	
1/827	• • • { in which the total pulse width is distributed	3/354	• • • • {at one point, i.e. by adjusting a single
	over multiple shorter pulse widths}	2/256	reference value, e.g. bias or gain error}
1/84	Non-linear conversion	3/356	{Offset or drift compensation (removal
1/86	with intermediate conversion to frequency of		of offset already present on the analogue
	pulses	2/270	input signal <u>H03M 3/494</u>)}
1/88	Non-linear conversion	3/358	• • • {of non-linear distortion, e.g. instability
2100			(avoiding instability by structural design
3/00	Conversion of analogue values to or from		<u>H03M 3/44</u>)}
2 10 2	differential modulation	3/36	• • • {by temporarily adapting the operation upon
3/02	. Delta modulation, i.e. one-bit differential		detection of instability conditions}
	modulation $\{(\underline{\text{H03M 3/30}} \text{ takes precedence})\}$	3/362	• • • • {in feedback mode, e.g. by reducing the
3/022	• • {with adaptable step size, e.g. adaptive delta		order of the modulator}
	modulation [ADM]}	3/364	• • • • • {by resetting one or more loop filter
3/024	• • • {using syllabic companding, e.g. continuously		stages}
	variable slope delta modulation [CVSD]}	3/366	• • • • {in feed-forward mode, e.g. using look-
3/04	 Differential modulation with several bits {, e.g. 		ahead circuits}
	differential pulse code modulation [DPCM]	3/368	• • • {of noise other than the quantisation noise
	$(\underline{\text{H03M 3/30}} \text{ takes precedence})$		already being shaped inherently by delta-sigma
3/042	• • { with adaptable step size, e.g. adaptive		modulators}
	differential pulse code modulation [ADPCM]}	3/37	• • • {Compensation or reduction of delay or
3/30	• {Delta-sigma modulation}		phase error}
	NOTE	3/372	{Jitter reduction}
		3/374	{Relaxation of settling time constraints,
	{In group branch $\underline{H03M 3/30}$, in the absence of		e.g. slew rate enhancement}
	an indication to the contrary, classification is	3/376	{Prevention or reduction of switching
	made in the first appropriate place.}		transients, e.g. glitches}
2/22	(with appaid provisions on amor	3/378	• • {Testing}
3/32	• • {with special provisions or arrangements for	3/38	• • {Calibration}
	power saving, e.g. by allowing a sleep mode, using lower supply voltage for downstream	3/382	• • {at one point of the transfer characteristic, i.e.
	stages, using multiple clock domains, by	3/302	by adjusting a single reference value, e.g. bias
	selectively turning on stages when needed}		or gain error}
3/322	• • {Continuously compensating for, or preventing,	3/384	• • • • {Offset correction (removal of offset
3/322	undesired influence of physical parameters	3/304	already present on the analogue input signal
	(periodically, e.g. by using stored correction		H03M 3/494)}
	values, <u>H03M 3/378</u>)}	3/386	• • • {over the full range of the converter, e.g. for
3/324	• {characterised by means or methods for	3/300	correcting differential non-linearity}
3/324	compensating or preventing more than one type	3/388	• • • {by storing corrected or correction values in
	of error at a time, e.g. by synchronisation or	3/300	one or more digital look-up tables}
	using a ratiometric arrangement}	3/39	• • {Structural details of delta-sigma modulators, e.g.
3/326	 {by averaging out the errors}	3/37	incremental delta-sigma modulators (of digital
3/328	• • • • {using dither}		delta-sigma modulators H03M 7/3004)}
			3514 51gilla 11004141015 <u>110511 175004</u> /)
3/3283	• • • • • {the dither being in the time domain}		

3/392	• • {Arrangements for selecting among plural operation modes, e.g. for multi-standard	3/444 {using non-linear elements, e.g. limiters}
	operation}	3/446 {by a particular choice of poles or
3/394	• • • {among different orders of the loop filter}	zeroes in the z-plane, e.g. by positioning
3/396	• • • {among different frequency bands}	zeroes outside the unit circle, i.e.
3/398	• • • {among different converter types}	causing the modulator to operate in a
3/40	• • • {Arrangements for handling quadrature signals,	chaotic regime}
3/402	e.g. complex modulators} {Arrangements specific to bandpass	3/448 {by removing part of the zeroes, e.g. using local feedback loops}
	modulators}	3/45 { with distributed feedforward inputs, i.e. with forward paths from the modulator
3/404	• • • {characterised by the type of bandpass filters used}	input to more than one filter stage}
3/406	• • • • {by the use of a pair of integrators forming a closed loop}	3/452 { with weighted feedforward summation, i.e. with feedforward paths from more than
3/408	• • • • {by the use of an LC circuit}	one filter stage to the quantiser input}
3/41	• • • • {combined with modulation to or	3/454 {with distributed feedback, i.e. with
	demodulation from the carrier}	feedback paths from the quantiser output to more than one filter stage}
3/412	• • • {characterised by the number of quantisers and	
3/414	their type and resolution } {having multiple quantisers arranged in	3/456 {the modulator having a first order loop filter in the feedforward path}
	cascaded loops, each of the second and	3/458 • • {Analogue/digital converters using delta-sigma
	further loops processing the quantisation	modulation as an intermediate step}
	error of the loop preceding it, i.e. multiple	3/46 {using a combination of at least one delta-
	stage noise shaping [MASH] type}	sigma modulator in series with at least one
3/416	• • • • {all these quantisers being multiple bit	analogue/digital converter of a different type}
	quantisers}	3/462 {Details relating to the decimation process
3/418	• • • • {all these quantisers being single bit	(decimation filters in general <u>H03H 17/0416</u> , H03H 17/0621)}
	quantisers}	3/464 {Details of the digital/analogue conversion in
3/42	• • • {having multiple quantisers arranged in	the feedback path}
2/422	parallel loops}	3/466 {Multiplexed conversion systems}
3/422	• • • {having one quantiser only}	3/468 {Interleaved, i.e. using multiple converters
3/424	• • • • {the quantiser being a multiple bit one}	or converter parts for one channel, e.g. using
3/426	{the quantiser being a successive	Hadamard codes, pi-delta-sigma converters}
	approximation type analogue/digital	3/47 {using time-division multiplexing}
2/420	converter}	3/472 {Shared, i.e. using a single converter for
3/428	• • • • • { with lower resolution, e.g. single bit, feedback }	multiple channels} 3/474 {using time-division multiplexing}
3/43	• • • • {the quantiser being a single bit one}	3/476 {Non-linear conversion systems}
3/432	• • • • • { the quantiser being a pulse width	3/478 {Means for controlling the correspondence
	modulation type analogue/digital	between the range of the input signal and the
	converter, i.e. differential pulse width	range of signals the converter can handle;
2424	modulation}	Means for out-of-range indication}
3/434	• • • • {with multi-level feedback}	
3/436	 . • {characterised by the order of the loop filter, e.g. error feedback type} 	NOTE In this subgroup, classification is made both
	NOTE	here <u>and</u> in <u>H03M 3/44</u> if <u>both</u> subgroups
		are relevant
	In this group branch the order of the loop	and rose vanil
	filters is considered to be the number of	3/48 {characterised by the type of range control,
	integrators for a baseband modulator and	e.g. limiting}
	the number of resonators for a bandpass modulator respectively	3/482 {by adapting the quantisation step size}
	modulator respectively	3/484 {by adapting the gain of the feedback
3/438	• • • { the modulator having a higher order loop	signal, e.g. by adapting the reference
	filter in the feedforward path}	values of the digital/analogue converter in the feedback path}
3/44	• • • • { with provisions for rendering the	
	modulator inherently stable}	
	NOTE	3/488 {using automatic control}
		3/49 {in feedback mode, i.e. by determining the range to be selected from one or more
	In this subgroup, classification is made both here <u>and</u> in <u>H03M 3/478</u> if <u>both</u>	previous digital output values}
	subgroups are relevant	
	subgroups are relevant	3/492 {in feed forward mode, i.e. by determining the range to be selected directly from the
3/442	• • • • • {by restricting the swing within the loop, e.g. gain scaling}	input signal}

3/494	• • • {Sampling or signal conditioning arrangements		contrary, classification is made in the last
	specially adapted for delta-sigma type		appropriate place.
3/496	analogue/digital conversion systems} {Details of sampling arrangements or		2. In groups H03M 7/02 – H03M 7/50, in the absence of an indication to the contrary, an invention is
3/470	methods}		classified in the last appropriate place.
3/498	· · · · {Variable sample rate}		3. {In this main group, in the absence of an indication
3/50	• • {Digital/analogue converters using delta-sigma		to the contrary, additional information has been
	modulation as an intermediate step (digital delta-		classified systematically for documents published
	sigma modulators <u>per se H03M 7/3004</u>)}		from 01-04-2004 onwards.}
3/502	• • • {Details of the final digital/analogue	7/001	• {characterised by the elements used}
	conversion following the digital delta-sigma	7/002	• {using thin film devices}
3/504	modulation} { the final digital/analogue converter being	7/003	• {using superconductive devices}
3/304	constituted by a finite impulse response	7/004	• {using magnetic elements, e.g. transfluxors}
	[FIR] filter, i.e. FIRDAC}	7/005	• • {using semiconductor devices}
3/506	{the final digital/analogue converter being	7/006	• • {using diodes}
	constituted by a pulse width modulator}	7/007	• • {using resistive or capacitive elements}
3/508	• • • {Details relating to the interpolation process}	7/008	• • {using opto-electronic devices}
3/51	{Automatic control for modifying converter	7/02	• Conversion to or from weighted codes, i.e. the
	range}		weight given to a digit depending on the position of
5/00	Conversion of the form of the representation of	7/04	the digit within the block or code word the radix thereof being two
	individual digits	7/04	 the radix thereof being a positive integer differen
	NOTES	7700	from two
	1. In groups <u>H03M 5/02</u> - <u>H03M 5/22</u> , in the absence	7/08	the radix being ten, i.e. pure decimal code
	of an indication to the contrary, an invention is	7/10	the radix thereof being negative
	classified in the last appropriate place.	7/12	• having two radices, e.g. binary-coded-decimal
	2. {In this main group, additional information has		code
	been classified systematically for documents	7/14	• Conversion to or from non-weighted codes
	published from 01-04-2004 onwards.}	7/16	Conversion to or from unit-distance codes, e.g. Gray code, reflected binary code
5/02	 Conversion to or from representation by pulses 	7/165	• • {Conversion to or from thermometric code}
5/04	the pulses having two levels	7/18	Conversion to or from residue codes
5/06	Code representation, e.g. transition, for a given	7/20	Conversion to or from n-out-of-m codes
	bit cell depending only on the information in that bit cell	7/22	• • to or from one-out-of-m codes
5/08	Code representation by pulse width	7/24	• Conversion to or from floating-point codes
5/10	Code representation by pulse frequency	7/26	Conversion to or from stochastic codes
5/12	Biphase level code, e.g. split phase code,	7/28	Programmable structures, i.e. where the code appropriate contains appropriate which is appropriate.
	Manchester code; Biphase space or mark		converter contains apparatus which is operator- changeable to modify the conversion process
	code, e.g. double frequency code	7/30	Compression (speech analysis-synthesis for
5/14	Code representation, e.g. transition, for a given		redundancy reduction G10L 19/00; for image
	bit cell depending on the information in one or		communication <u>H04N</u>); Expansion; Suppression of
	more adjacent bit cells, e.g. delay modulation code, double density code		unnecessary data, e.g. redundancy reduction
5/145	{Conversion to or from block codes or	7/3002	• • {Conversion to or from differential modulation}
	representations thereof}		<u>NOTE</u>
5/16	• • the pulses having three levels		{In group branch H03M 7/3002, additional
5/18	two levels being symmetrical with respect to		information has been systematically classified
	the third level, i.e. balanced bipolar ternary		for all documents.}
<i>5 /</i> 20	code	7/3004	• • • {Digital delta-sigma modulation}
5/20 5/22	the pulses having more than three levels	7/3006	{Compensating for, or preventing of,
5/22	 Conversion to or from representation by sinusoidal signals 		undesired influence of physical parameters}
= /00		7/3008	• • • • {by averaging out the errors, e.g. using
7/00	Conversion of a code where information is		dither}
	represented by a given sequence or number of digits to a code where the same {, similar or subset	7/3011	• • • • {of non-linear distortion, e.g. by
	of} information is represented by a different		temporarily adapting the operation upon detection of instability conditions
	sequence or number of digits		(avoiding instability by structural design
	<u>NOTES</u>		<u>H03M 7/3035</u>)}
	1. In groups <u>H03M 7/001</u> - <u>H03M 7/50</u> , the last place	7/3013	• • • {Non-linear modulators}
	priority rule is applied, i.e. at each hierarchical	7/3015	• • • {Structural details of digital delta-sigma
	level, in the absence of an indication to the		modulators}

7/3017	{Arrangements specific to bandpass modulators}	7/3059 • • {Digital compression and data reduction techniques where the original information is
7/302	{characterised by the number of quantisers	represented by a subset or similar information,
	and their type and resolution}	e.g. lossy compression}
7/3022	{having multiple quantisers arranged in	7/3062 {Compressive sampling or sensing}
	cascaded loops, each of the second and	7/3064 {Segmenting}
	further loops processing the quantisation	7/3066 {by means of a mask or a bit-map}
	error of the loop preceding it, i.e. multiple stage noise shaping [MASH]	7/3068 • • {Precoding preceding compression, e.g. Burrows-Wheeler transformation}
	type}	7/3071 {Prediction}
7/3024	• • • • • {having one quantiser only}	7/3073 {Time}
7/3026	• • • • • • { the quantiser being a multiple bit	7/3075 {Space}
	one}	7/3077 {Sorting}
7/3028	• • • • • • {the quantiser being a single bit one}	7/3079 {Context modeling}
7/3031	• • • • {characterised by the order of the loop	7/3082 {Vector coding (for television signals, see
	filter, e.g. having a first order loop filter in the feedforward path}	<u>H04N 19/94</u>)}
		7/3084 • • {using adaptive string matching, e.g. the Lempel-
	<u>NOTE</u>	Ziv method}
	In this group the order of the loop	7/3086 {employing a sliding window, e.g. LZ77}
	filters is considered to be the number	7/3088 • • • {employing the use of a dictionary, e.g. LZ78}
	of integrators for a baseband modulator	7/3091 {Data deduplication}
	and the number of resonators for a	7/3093 {using fixed length segments}
	bandpass modulator respectively	7/3095 {using variable length segments}
		7/3097 {Grammar codes}
7/3033	• • • • • {the modulator having a higher order	7/40 • Conversion to or from variable length codes, e.g.
	loop filter in the feedforward path, e.g.	Shannon-Fano code, Huffman code, Morse code
	with distributed feedforward inputs}	7/4006 {Conversion to or from arithmetic code}
7/3035	• • • • • { with provisions for rendering the	7/4012 {Binary arithmetic codes}
	modulator inherently stable, e.g. by	7/4018 {Context adapative binary arithmetic
	restricting the swing within the loop,	codes [CABAC]}
	by removing part of the zeroes using	7/4025 {constant length to or from Morse code
	local feedback loops, by positioning zeroes outside the unit circle causing	conversion}
	the modulator to operate in a chaotic	7/4031 {Fixed length to variable length coding}
	regime}	7/4037 {Prefix coding}
7/3037	• • • • • • { with weighted feedforward	7/4043 {Adaptive prefix coding}
1/3031	summation, i.e. with feedforward	7/405 {Tree adaptation}
	paths from more than one filter stage	7/4056 {Coding table selection}
	to the quantiser input}	7/4062 {Coding table selection}
7/304	• • • • • {with distributed feedback, i.e. with	7/4068 {Parameterized codes}
	feedback paths from the quantiser	7/4075 {Golomb codes}
	output to more than one filter stage}	7/40/3 {Golding codes}
7/3042	{the modulator being of the error	
	feedback type, i.e. having loop filter	` • • • • • • • • • • • • • • • • • • •
	stages in the feedback path only}	7/4093 {Variable length to variable length coding}
7/3044	{Conversion to or from differential modulation	7/42 using table look-up for the coding or decoding
	with several bits only, i.e. the difference	process, e.g. using read-only memory
	between successive samples being coded by	$\{(\underline{\text{H03M 7/4006}} \text{ takes precedence})\}$
	more than one bit, e.g. differential pulse code	7/425 {for the decoding process only}
	modulation [DPCM] (H03M 7/3004 takes	7/46 . Conversion to or from run-length codes, i.e. by representing the number of consecutive digits, or
	precedence; voice coding G10L 19/00; image	
	coding <u>H04N 19/00</u>)}	groups of digits, of the same kind by a code word and a digit indicative of that kind
7/3046	• • • {adaptive, e.g. adaptive differential pulse code modulation [ADPCM]}	7/48 alternating with other codes during the
7/3048	• • • {Conversion to or from one-bit differential	code conversion process, e.g. run-length
1/3040	modulation only, e.g. delta modulation [DM]	coding being performed only as long as
	(H03M 7/3004 takes precedence)}	sufficientlylong runs of digits of the same kind
7/3051	• • • {adaptive, e.g. adaptive delta modulation	are present
.,5051	[ADM]}	7/50 • Conversion to or from non-linear codes, e.g.
7/3053	• • {Block-companding PCM systems}	companding
7/3055	. {Conversion to or from Modulo-PCM}	7/55 • • {Compression Theory, e.g. compression of
7/3057	Distributed Source coding, e.g. Wyner-Ziv,	random number, repeated compression}
1,3031	Slepian Wolf}	7/60 {General implementation details not specific to a
	2.0p.m	particular type of compression}
		7/6005 {Decoder aspects}

7/6011	(Engador agnasts)	11/24	• using analogue means {, e.g. by coding the states
7/6011	 {Encoder aspects} {Methods or arrangements to increase the	11/24	of multiple switches into a single multi-level
7/0017	throughput}		analogue signal or by indicating the type of a
7/6023	• • • {Parallelization}		device using the voltage level at a specific tap of
7/6029	· · · {Pipelining}		a resistive divider}
7/6035	• • {Handling of unkown probabilities}	11/26	 using opto-electronic means
7/6041	{Compression optimized for errors}	13/00	Coding, decoding or code conversion, for error
7/6047	• • • {Power optimization with respect to the	15/00	detection or error correction; Coding theory basic
	encoder, decoder, storage or transmission}		assumptions; Coding bounds; Error probability
7/6052	{Synchronisation of encoder and decoder}		evaluation methods; Channel models; Simulation
7/6058	• • • {Saving memory space in the encoder or		or testing of codes (error detection or error correction
	decoder}		for analogue/digital, digital/analogue or code
7/6064	{Selection of Compressor}		conversion <u>H03M 1/00</u> – <u>H03M 11/00</u> ; specially
7/607	{Selection between different types of		adapted for digital computers <u>G06F 11/08</u> ; for information storage based on relative movement
7/6076	compressors}		between record carrier and transducer G11B, e.g.
7/6076	• • • {Selection between compressors of the same		G11B 20/18; for static stores G11C)
7/6082	type} {Selection strategies}	13/01	• Coding theory basic assumptions; Coding bounds;
7/6082	{selection strategies} {according to the data type}	15,01	Error probability evaluation methods; Channel
7/6094	• • • • {according to the data type} • • • • {according to reasons other than		models; Simulation or testing of codes
1/0034	compression rate or data type}	13/015	• • {Simulation or testing of codes, e.g. bit error rate
7/70	• • {Type of the data to be coded, other than image		[BER] measurements}
.,,,	and sound}	13/03	 Error detection or forward error correction by
7/702	{Software}		redundancy in data representation, i.e. code words
7/705	{Unicode}	10/000	containing more digits than the source words
7/707	• • {Structured documents, e.g. XML}	13/033	• • {Theoretical methods to calculate these checking
9/00	Parallel/series conversion or vice versa (digital	13/036	codes} {Heuristic code construction methods, i.e. code
2700	stores in which the information is moved stepwise per	13/030	construction or code search based on using
	se G11C 19/00)		trial-and-error}
		13/05	• • using block codes, i.e. a predetermined number
11/00	Coding in connection with keyboards or like		of check bits joined to a predetermined number
	devices, i.e. coding of the position of operated keys		C: C 1:4 (AHOSM 13/2006 4 1
			of information bits {(<u>H03M 13/2906</u> takes
	(keyboard switch arrangements, structural association		precedence)}
	(keyboard switch arrangements, structural association of coders and keyboards <u>H01H 13/70</u> , <u>H03K 17/94</u>)	13/07	precedence)} Arithmetic codes
	(keyboard switch arrangements, structural association	13/07 13/09	precedence)}. Arithmetic codes. Error detection only, e.g. using cyclic
	(keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has		 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity
	(keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents	13/09	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
	(keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has	13/09 13/091	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation}
11/003	(keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.}	13/09	precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the
11/003 11/006	(keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} • {Phantom keys detection and prevention}	13/09 13/091 13/093	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word}
11/003 11/006	(keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.}	13/09 13/091	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and
	(keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} . {Phantom keys detection and prevention} . {Measures for preventing unauthorised decoding of	13/09 13/091 13/093 13/095	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and single parity bit codes}
11/006	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} 	13/09 13/091 13/093 13/095	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and single parity bit codes} {Checksums}
11/006 11/02	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details 	13/09 13/091 13/093 13/095 13/096 13/098	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and single parity bit codes} {Checksums} {using single parity bit}
11/006 11/02 11/04	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} (Phantom keys detection and prevention) (Measures for preventing unauthorised decoding of keyboards) Details Coding of multifunction keys 	13/09 13/091 13/093 13/095	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and single parity bit codes} {Checksums}
11/006 11/02 11/04	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of 	13/09 13/091 13/093 13/095 13/096 13/098 13/11	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and single parity bit codes} {Checksums} {using single parity bit} using multiple parity bits
11/006 11/02 11/04 11/06 11/08	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys 	13/09 13/091 13/093 13/095 13/096 13/098 13/11	 precedence)} Arithmetic codes Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and single parity bit codes} {Checksums} {using single parity bit} using multiple parity bits {Codes on graphs and decoding on graphs,
11/006 11/02 11/04 11/06	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102	precedence) Arithmetic codes Fror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Farallel or block-wise CRC computation CRC update after modification of the information word Fror detection codes other than CRC and single parity bit codes Fchecksums Fchecksums Fchecksums Fchecksums Fcodes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes Fdecoding Hard decision decoding, e.g. bit
11/006 11/02 11/04 11/06 11/08 11/10	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} . {Phantom keys detection and prevention} . {Measures for preventing unauthorised decoding of keyboards} . Details . Coding of multifunction keys . by operating the multifunction key itself in different ways . by operating selected combinations of multifunction keys . by methods based on duration or pressure detection of keystrokes 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102	precedence) Arithmetic codes Ferror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Ferror detection codes of computation of the information word of the inform
11/006 11/02 11/04 11/06 11/08	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1105 13/1108	precedence) Arithmetic codes Ferror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Ferror detection codes of computation of the information word of the inform
11/006 11/02 11/04 11/06 11/08 11/10	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102	precedence) Arithmetic codes Fror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Farallel or block-wise CRC computation} CRC update after modification of the information word} Fror detection codes other than CRC and single parity bit codes} Flored (Checksums) Flored (Using single parity bit) Slow-density parity bits Flored (Decoding) Flored (Decoding) Flard decision decoding, e.g. bit flipping, modified or weighted bit flipping} Flored (Soft-decision decoding, e.g. by means)
11/006 11/02 11/04 11/06 11/08 11/10 11/12	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by operating selected on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1105 13/1108	precedence) Arithmetic codes Ferror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Ferror detection codes of computation of the information word of the inform
11/006 11/02 11/04 11/06 11/08 11/10	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series by using additional keys, e.g. shift keys, which 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1108	precedence) Arithmetic codes Perror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Parallel or block-wise CRC computation CRC update after modification of the information word Error detection codes other than CRC and single parity bit codes Checksums Checksums Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes Checksums Reg. low-density parity check [LDPC] codes Flard decision decoding, e.g. bit flipping, modified or weighted bit flipping} Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
11/006 11/02 11/04 11/06 11/08 11/10 11/12	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by operating selected on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1105 13/1108	precedence) Arithmetic codes Perror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Parallel or block-wise CRC computation CRC update after modification of the information word Error detection codes other than CRC and single parity bit codes Checksums Checksums Susing single parity bit Susing multiple parity bits Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes Checksums Susing flipping, modified or weighted bit flipping, modified or weighted bit flipping} Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms Merged schedule message passing
11/006 11/02 11/04 11/06 11/08 11/10 11/12	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series by using additional keys, e.g. shift keys, which determine the function performed by the 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1108	precedence) Arithmetic codes Perror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Parallel or block-wise CRC computation CRC update after modification of the information word Error detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection codes other than CRC and single parity bit codes Perror detection cod
11/006 11/02 11/04 11/06 11/08 11/10 11/12 11/14	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series by using additional keys, e.g. shift keys, which determine the function performed by the multifunction key 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1108	precedence) Arithmetic codes Perror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Parallel or block-wise CRC computation CRC update after modification of the information word Error detection codes other than CRC and single parity bit codes} Checksums Checksums Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes} Checoding Checoding Codes on graphs and decoding, e.g. bit flipping, modified or weighted bit flipping} Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms Merged schedule message passing algorithm with storage of sums of
11/006 11/02 11/04 11/06 11/08 11/10 11/12 11/14	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series by using additional keys, e.g. shift keys, which determine the function performed by the multifunction key wherein the shift keys are operated after the operation of the multifunction keys wherein the shift keys are operated before the 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1108	precedence) Arithmetic codes Perror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Parallel or block-wise CRC computation CRC update after modification of the information word Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit parity bit Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection codes other than CRC and single parity bit codes Ferror detection odes other than CRC and single parity bit codes Ferror detection odes other than CRC and single parity bit codes Ferror detection odes other than CRC and single parity bit codes Ferror detection odes other than CRC and single parity bit codes Ferror detection of the information of the informati
11/006 11/02 11/04 11/06 11/08 11/10 11/12 11/14 11/16 11/18	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series by using additional keys, e.g. shift keys, which determine the function performed by the multifunction key wherein the shift keys are operated after the operation of the multifunction keys wherein the shift keys are operated before the operation of the multifunction keys 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1108	precedence)} . Arithmetic codes . Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit {Parallel or block-wise CRC computation} {CRC update after modification of the information word} {Error detection codes other than CRC and single parity bit codes} {Checksums} {Using single parity bit} using multiple parity bits {Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes} {Decoding} {Hard decision decoding, e.g. bit flipping, modified or weighted bit flipping} {Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms} {Merged schedule message passing algorithm with storage of sums of check-to-bit node messages, e.g.
11/006 11/02 11/04 11/06 11/08 11/10 11/12 11/14 11/16	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series by using additional keys, e.g. shift keys, which determine the function performed by the multifunction key wherein the shift keys are operated after the operation of the multifunction keys wherein the shift keys are operated before the operation of the multifunction keys Dynamic coding, i.e. by key scanning (H03M 11/26 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1108	precedence) Arithmetic codes Perror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Parallel or block-wise CRC computation CRC update after modification of the information word Error detection codes other than CRC and single parity bit codes} Percentage of the codes of the code of the co
11/006 11/02 11/04 11/06 11/08 11/10 11/12 11/14 11/16 11/18	 (keyboard switch arrangements, structural association of coders and keyboards H01H 13/70, H03K 17/94) NOTE {In this main group additional information has been classified systematically for documents published from 01-01-2013 onwards.} {Phantom keys detection and prevention} {Measures for preventing unauthorised decoding of keyboards} Details Coding of multifunction keys by operating the multifunction key itself in different ways by operating selected combinations of multifunction keys by methods based on duration or pressure detection of keystrokes by operating a key a selected number of consecutive times whereafter a separate enter key is used which marks the end of the series by using additional keys, e.g. shift keys, which determine the function performed by the multifunction key wherein the shift keys are operated after the operation of the multifunction keys wherein the shift keys are operated before the operation of the multifunction keys 	13/09 13/091 13/093 13/095 13/096 13/098 13/11 13/1102 13/1108	precedence) Arithmetic codes Perror detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit Parallel or block-wise CRC computation CRC update after modification of the information word Error detection codes other than CRC and single parity bit codes} Percentage of the codes of the code of the co

12/1117	(i	12/1174 (Desites also also as a second as a basile
13/1117	{using approximations for check node processing, e.g. an outgoing message	13/1174 {Parity-check or generator matrices built from sub-matrices representing known
	is depending on the signs and the	block codes such as, e.g. Hamming
	minimum over the magnitudes of all	codes, e.g. generalized LDPC codes}
	incoming messages according to the	13/1177 {Regular LDPC codes with parity-check
	min-sum rule}	matrices wherein all rows and columns
13/112	• • • • • • { with correction functions for the	have the same row weight and column
13/112	min-sum rule, e.g. using an offset	weight, respectively}
	or a scaling factor}	13/118 {Parity check matrix structured for
13/1122	• • • • • {storing only the first and second	simplifying encoding, e.g. by having a
	minimum values per check node}	triangular or an approximate triangular
13/1125	{using different domains for check	structure (<u>H03M 13/1165</u> takes
	node and bit node processing,	precedence)}
	wherein the different domains include	13/1182 {wherein the structure of the
	probabilities, likelihood ratios,	parity-check matrix is obtained by
	likelihood differences, log-likelihood	reordering of a random parity-check
	ratios or log-likelihood difference	matrix }
	pairs}	13/1185 {wherein the parity-check matrix
13/1128	{Judging correct decoding and iterative	comprises a part with a double-
	stopping criteria other than syndrome	diagonal}
	check and upper limit for decoding	13/1188 {wherein in the part with the
13/1131	iterations}	double-diagonal at least one
13/1131	{Scheduling of bit node or check node processing}	column has an odd column weight equal or greater than three }
13/1134	• • • • • • • • • • • • • • • • • • •	13/1191 {Codes on graphs other than LDPC codes}
13/1134	nodes or check nodes are processed in	13/1194 {Codes on graphs other than EDF C codes}
	parallel}	
13/1137	• • • • • • • • • • • • • • • • • • •	13/1197 {Irregular repeat-accumulate [IRA] codes}
10,110,	blocks or sub-groups of nodes being	13/13 Linear codes
	processed in parallel}	13/132 {Algebraic geometric codes, e.g. Goppa
13/114	• • • • • • {Shuffled, staggered, layered or turbo	codes}
	decoding schedules}	13/134 {Non-binary linear block codes not provided
13/1142	• • • • {using trapping sets}	for otherwise}
13/1145	• • • • • {Pipelined decoding at code word level,	13/136 {Reed-Muller [RM] codes}
	e.g. multiple code words being decoded	13/138 {Codes linear in a ring, e.g. Z4-linear codes
12/1140	simultaneously}	or Nordstrom-Robinson codes}
13/1148	{Structural properties of the code parity- check or generator matrix}	13/15 Cyclic codes, i.e. cyclic shifts of codewords
13/1151	{Algebraically constructed LDPC	produce other codewords, e.g. codes defined
13/1131	codes, e.g. LDPC codes derived from	by a generator polynomial, Bose-Chaudhuri-
	Euclidean geometries [EG-LDPC codes]	Hocquenghem [BCH] codes (<u>H03M 13/17</u> takes precedence)
	(H03M 13/116, H03M 13/1174 take	
	precedence)}	· · · · · · · · · · · · · · · · · · ·
13/1154	{Low-density parity-check	13/151 { using error location or error correction polynomials}
	convolutional codes [LDPC-CC]}	13/1515 {Reed-Solomon codes}
13/1157	{Low-density generator matrices	13/152 {Recu-solonion codes}
	[LDGM]}	codes}
13/116	{Quasi-cyclic LDPC [QC-LDPC]	13/1525 {Determination and particular use of
	codes, i.e. the parity-check matrix being	error location polynomials}
	composed of permutation or circulant	13/153 {using the Berlekamp-Massey
10/11/0	sub-matrices}	algorithm}
13/1162	(Array based LDPC codes, e.g. array	13/1535 {using the Euclid algorithm}
12/1165	codes}	13/154 {Error and erasure correction, e.g. by
13/1165	{QC-LDPC codes as defined for the digital video broadcasting [DVB]	using the error and erasure locator or
	specifications, e.g. DVB-Satellite	Forney polynomial}
	[DVB-S2]}	13/1545 (Determination of error locations,
13/1168	• • • • • • { wherein the sub-matrices have	e.g. Chien search or other methods or
/	column and row weights greater than	arrangements for the determination
	one, e.g. multi-diagonal sub-matrices}	of the roots of the error locator
13/1171	{Parity-check or generator matrices with	polynomial \\ (Shortening or extension of codes)
	non-binary elements, e.g. for non-binary	13/155 {Shortening or extension of codes}
	LDPC codes}	13/1555 {Pipelined decoder implementations}

13/156	{Encoding or decoding using time-	13/2725 {Turbo interleaver for 3rd generation
13/130	frequency transformations, e.g. fast	partnership project 2 [3GPP2] mobile
	Fourier transformation}	telecommunication systems, e.g. as defined in
13/1565	{Decoding beyond the bounded	the 3GPP2 technical specifications C.S0002}
	minimum distance [BMD]}	13/2728 {Helical type interleaver}
13/157	• • • • • {Polynomial evaluation, i.e.	13/2732 • • {Convolutional interleaver; Interleavers using
	determination of a polynomial sum at a	shift-registers or delay lines like, e.g. Ramsey
	given value}	type interleaver}
13/1575	{Direct decoding, e.g. by a direct	13/2735 • • {Interleaver using powers of a primitive element,
	determination of the error locator	e.g. Galois field [GF] interleaver}
	polynomial from syndromes and	13/2739 • • {Permutation polynomial interleaver, e.g.
	subsequent analysis or by matrix	quadratic permutation polynomial [QPP]
	operations involving syndromes, e.g. for	interleaver and quadratic congruence interleaver}
	codes with a small minimum Hamming distance}	13/2742 {Irregular interleaver wherein the permutation
13/158	• • • • • {Finite field arithmetic processing}	pattern is not obtained by a computation rule, e.g.
13/1585	{Pinte field arithmetic processing} {Determination of error values}	interleaver based on random generators} 13/2746 {S-random interleaver}
13/1505	{Remainder calculation, e.g. for encoding	13/275 • • {S-random interleaver} 13/275 • • {Interleaver wherein the permutation pattern is
13/13/	and syndrome calculation}	obtained using a congruential operation of the
13/1595	• • • • • • • {Parallel or block-wise remainder	type y=ax+b modulo c}
10,10,0	calculation}	13/2753 {Almost regular permutation [ARP]
13/17	Burst error correction, e.g. error trapping,	interleaver}
	Fire codes	13/2757 {Interleaver with an interleaving rule
13/175	{Error trapping or Fire codes}	not provided for in the subgroups
13/19	Single error correction without using	<u>H03M 13/2703</u> - <u>H03M 13/2753</u> }
	particular properties of the cyclic codes, e.g.	13/276 • • {Interleaving address generation}
	Hamming codes, extended or generalised	13/2764 {Circuits therefore}
10/21	Hamming codes	13/2767 • • {Interleaver wherein the permutation pattern or a
13/21	Non-linear codes, e.g. m-bit data word to n-	portion thereof is stored}
	bit code word [mBnB] conversion with error detection or error correction	13/2771 {Internal interleaver for turbo codes
13/23	using convolutional codes, e.g. unit memory	(<u>H03M 13/2714</u> and <u>H03M 13/2725</u> take precedence)}
13/23	codes	13/2775 • • • {Contention or collision free turbo code
13/235	• • • {Encoding of convolutional codes, e.g.	internal interleaver
	methods or arrangements for parallel or block-	13/2778 • • {Interleaver using block-wise interleaving, e.g.
	wise encoding}	the interleaving matrix is sub-divided into sub-
13/25	 Error detection or forward error correction by signal 	matrices and the permutation is performed in
	space coding, i.e. adding redundancy in the signal	blocks of sub-matrices}
	constellation, e.g. Trellis Coded Modulation [TCM]	13/2782 • • {Interleaver implementations, which reduce the
10/251	{(modulation codes <u>H03M 13/31</u>)}	amount of required interleaving memory}
13/251	• { with block coding }	13/2785 {Interleaver using in-place interleaving, i.e.
13/253	• { with concatenated codes }	writing to and reading from the memory is
13/255	• • {with Low Density Parity Check [LDPC] codes}	performed at the same memory location}
13/256	 { with trellis coding, e.g. with convolutional codes and TCM} 	13/2789 • • {Interleaver providing variable interleaving, e.g. variable block sizes}
13/258	• • {with turbo codes, e.g. Turbo Trellis Coded	13/2792 • • {Interleaver wherein interleaving is performed
13/230	Modulation [TTCM]}	jointly with another technique such as puncturing,
13/27	using interleaving techniques	multiplexing or routing}
13/2703	• • {the interleaver involving at least two directions}	13/2796 {Two or more interleaving operations are
13/2707	• • • {Simple row-column interleaver, i.e. pure block	performed jointly, e.g. the first and second
	interleaving}	interleaving operations defined for 3GPP
13/271	{Row-column interleaver with permutations,	UMTS are performed jointly in a single
	e.g. block interleaving with inter-row,	interleaving operation}
	inter-column, intra-row or intra-column	13/29 . combining two or more codes or code structures,
	permutations}	e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
13/2714	{Turbo interleaver for 3rd generation	13/2903 • • {Methods and arrangements specifically for
	partnership project [3GPP] universal mobile telecommunications systems [UMTS], e.g. as	encoding, e.g. parallel encoding of a plurality of
	defined in technical specification TS 25.212}	constituent codes}
13/2717	• • • {the interleaver involves 3 or more directions}	13/2906 {using block codes (<u>H03M 13/2957</u> takes
13/2721	• • • (the interleaver involves a diagonal direction,	precedence)}
	e.g. by using an interleaving matrix with read-	13/2909 • • • { Product codes }
	out in a diagonal direction}	13/2912 {omitting parity on parity}

13/2915	• • • { with an error detection code in one dimension}	13/2987 { using more component decoders than component codes, e.g. pipelined turbo
13/2918	• • { with error correction codes in three or more	iterations}
	dimensions, e.g. 3-dimensional product code	13/299 {Turbo codes with short blocks}
	where the bits are arranged in a cube}	13/2993 • • • {Implementing the return to a predetermined
13/2921	• • • {wherein error correction coding involves a	state, i.e. trellis termination}
	diagonal direction}	13/2996 {Tail biting}
13/2924	{Cross interleaved Reed-Solomon codes	13/31 • combining coding for error detection or correction
	[CIRC]}	and efficient use of the spectrum (without
13/2927	{Decoding strategies}	error detection or correction <u>H03M 5/14</u> {,
13/293	• • • { with erasure setting }	<u>H03M 5/145</u> })
13/2933	• • {using a block and a convolutional code	13/33 • Synchronisation based on error coding or decoding
40/0004	(H03M 13/2957 takes precedence)	WARNING
13/2936	{comprising an outer Reed-Solomon code and	Groups <u>H03M 13/333</u> - <u>H03M 13/336</u> are not
10/000	an inner convolutional code}	complete pending reclassification; see also this
13/2939	• • {using convolutional codes (<u>H03M 13/2957</u> takes	group
12/20/12	precedence)}	Progh
13/2942	 • {wherein a block of parity bits is computed only from combined information bits or only 	13/333 • • {Synchronisation on a multi-bit block basis, e.g.
	from parity bits, e.g. a second block of parity	frame synchronisation}
	bits is computed from a first block of parity	13/336 • • {Phase recovery}
	bits obtained by systematic encoding of a block	13/35 • Unequal or adaptive error protection, e.g. by
	of information bits, or a block of parity bits is	providing a different level of protection according
	obtained by an XOR combination of sub-blocks	to significance of source information or by adapting
	of information bits}	the coding according to the change of transmission
13/2945	{using at least three error correction codes	channel characteristics
	(<u>H03M 13/2957</u> takes precedence)}	13/353 • {Adaptation to the channel}
13/2948	• • {Iterative decoding (H03M 13/2957 takes	13/356 {Unequal error protection [UEP]}
	precedence)}	 Decoding methods or techniques, not specific to the particular type of coding provided for in groups
13/2951	• • {using iteration stopping criteria}	H03M 13/03 - H03M 13/35
13/2954	{using Picket codes or other codes providing	13/3707 • {Adaptive decoding and hybrid decoding, e.g.
	error burst detection capabilities, e.g. burst	decoding methods or techniques providing more
	indicator codes and long distance codes [LDC]}	than one decoding algorithm for one code}
13/2957	• • {Turbo codes and decoding}	13/3715 {Adaptation to the number of estimated errors
	NOTE	or to the channel state}
	This group <u>covers</u> also aspects when a	13/3723 {using means or methods for the initialisation of
	component code is replaced by a non-coded	the decoder}
	constraint, e.g. like in joint turbo decoding and	13/373 • • { with erasure correction and erasure
	detection	determination, e.g. for packet loss recovery or
10/00		setting of erasures for the decoding of Reed-
13/296	• • • {Particular turbo code structure}	Solomon codes}
	NOTE	13/3738 • • {with judging correct decoding}
	this group <u>covers</u> hybrid parallel and serial	13/3746 • • {with iterative decoding}
	concatenated turbo code structures and other	13/3753 {using iteration stopping criteria}
	unusual code structures that do not fit into	13/3761 • • {using code combining, i.e. using combining of codeword portions which may have been
	<u>H03M 13/2963</u> - <u>H03M 13/2972</u>	transmitted separately, e.g. Digital Fountain
12/2062		codes, Raptor codes or Luby Transform [LT]
13/2963	{Turbo-block codes, i.e. turbo codes based	codes}
	on block codes, e.g. turbo decoding of product codes}	13/3769 • • {using symbol combining, e.g. Chase combining
13/2966	• • • {Turbo codes concatenated with another	of symbols received twice or more}
13/2700	code, e.g. an outer block code}	13/3776 {using a re-encoding step during the decoding
13/2969	{Non-binary turbo codes}	process}
13/2972	{Serial concatenation using convolutional	13/3784 {for soft-output decoding of block codes}
-3,-7,-	component codes}	13/3792 • • {for decoding of real number codes}
13/2975	• • { Judging correct decoding, e.g. iteration	13/39 Sequence estimation, i.e. using statistical methods
	stopping criteria}	for the reconstruction of the original codes
13/2978	{Particular arrangement of the component	13/3905 {Maximum a posteriori probability [MAP]
	decoders}	decoding or approximations thereof based
13/2981	{ using as many component decoders as	on trellis or lattice decoding, e.g. forward-
	component codes}	backward algorithm, log-MAP decoding, max-
13/2984	• • • {using less component decoders than	log-MAP decoding}
	component codes, e.g. multiplexed decoders	13/3911 {Correction factor, e.g. approximations of the $exp(1+x)$ function}
	and scheduling thereof}	the $exp(1 \pm x)$ function;

13/3916 13/3922	 {for block codes using a trellis or lattice} {Add-Compare-Select [ACS] operation in	13/45 • Soft decoding, i.e. using symbol reliability information (H03M 13/41 takes precedence)
13/3927	forward or backward recursions} {Log-Likelihood Ratio [LLR] computation	13/451 {using a set of candidate code words, e.g. ordered statistics decoding [OSD]}
13/3/27	by combination of forward and backward metrics into LLRs}	13/453 {wherein the candidate code words are obtained by an algebraic decoder, e.g. Chase
12/2022		
13/3933	• • • {Decoding in probability domain}	decoding}
13/3938	{Tail-biting (<u>H03M 13/2996</u> takes	13/455 {using a set of erasure patterns or successive erasure decoding, e.g.
	precedence)}	
13/3944	 . (for block codes, especially trellis or lattice decoding thereof) 	generalized minimum distance [GMD] decoding}
13/395	• • • {using a collapsed trellis, e.g. M-step	13/456 { wherein all the code words of the code
	algorithm, radix-n architectures with n>2}	or its dual code are tested, e.g. brute force
13/3955	{using a trellis with a reduced state space	decoding}
	complexity, e.g. M-algorithm or T-algorithm}	13/458 {by updating bit probabilities or hard decisions
13/3961	• • • {Arrangements of methods for branch or	in an iterative fashion for convergence to a
	transition metric calculation}	final decoding result}
13/3966	• • • {based on architectures providing a highly	13/47 • Error detection, forward error correction or
	parallelized implementation, e.g. based on	error protection, not provided for in groups H03M 13/01 - H03M 13/37
	systolic arrays}	13/49 • Unidirectional error detection or correction
13/3972	• • • {using sliding window techniques or parallel	
	windows}	13/51 . Constant weight codes; n-out-of-m codes; Berger codes
13/3977	• • • {using sequential decoding, e.g. the Fano or	
	stack algorithms}	13/53 . Codes using Fibonacci numbers series
13/3983	• • { for non-binary convolutional codes }	13/61 • {Aspects and characteristics of methods and
13/3988	• • • {for rate k/n convolutional codes, with $k>1$,	arrangements for error correction or error detection,
	obtained by convolutional encoders with k	not provided for otherwise}
13/3994	inputs and n outputs}	13/611 • • {Specific encoding aspects, e.g. encoding by means of decoding}
13/3994	• • • {using state pinning or decision forcing, i.e. the decoded sequence is forced through a particular	13/612 • {Aspects specific to channel or signal-to-noise
	trellis state or a particular set of trellis states or	ratio estimation (<u>H03M 13/63</u> takes precedence)}
	a particular decoded symbol}	13/613 • • {Use of the dual code}
13/41	using the Viterbi algorithm or Viterbi	13/615 • • {Use of computational or mathematical
13/41	processors	techniques}
13/4107	• • • {implementing add, compare, select [ACS]	13/616 {Matrix operations, especially for generator
15/110/	operations}	matrices or check matrices, e.g. column or row
13/4115	{list output Viterbi decoding}	permutations}
13/4123	{implementing the return to a predetermined	13/617 {Polynomial operations, e.g. operations related
	state}	to generator polynomials or parity-check
13/413	{tail biting Viterbi decoding}	polynomials}
13/4138	• • • {soft-output Viterbi algorithm based	13/618 • • {Shortening and extension of codes}
15/ 1150	decoding, i.e. Viterbi decoding with	13/63 • {Joint error correction and other techniques
	weighted decisions}	(<u>H03M 13/31</u> and <u>H03M 13/33</u> take precedence)}
13/4146	{soft-output Viterbi decoding according to	13/6306 {Error control coding in combination with
10, 11.0	Battail and Hagenauer in which the soft-	Automatic Repeat reQuest [ARQ] and
	output is determined using path metric	diversity transmission, e.g. coding schemes
	differences along the maximum-likelihood	for the multiple transmission of the same
	path, i.e. "SOVA" decoding}	information or the transmission of incremental
13/4153	{two-step SOVA decoding, i.e.	redundancy (H03M 13/3761, H03M 13/3769 and
10, .100	the soft-output is determined by a	<u>H03M 13/635</u> take precedence)}
	second traceback operation after the	13/6312 {Error control coding in combination with data
	determination of the hard decision like	compression}
	in the Berrou decoder}	13/6318 {using variable length codes}
13/4161	• • • {implementing path management}	13/6325 {Error control coding in combination with
13/4169	• • • {using traceback (H03M 13/4192 takes	demodulation}
	precedence)}	13/6331 {Error control coding in combination with
13/4176	• • • • { using a plurality of RAMs, e.g. for	equalisation}
	carrying out a plurality of traceback	13/6337 • • {Error control coding in combination with
	implementations simultaneously}	channel estimation}
13/4184	• • • • {using register-exchange (<u>H03M 13/4192</u>	13/6343 • • {Error control coding in combination with
	takes precedence)}	techniques for partial response channels, e.g.
13/4192	{using combined traceback and register-	recording}
	exchange}	13/635 • Error control coding in combination with rate
13/43	Majority logic or threshold decoding	matching}

13/6356	• • {by repetition or insertion of dummy data, i.e.
15/0550	rate reduction}
13/6362	• • · {by puncturing}
13/6368	• • • • {using rate compatible puncturing or
	complementary puncturing}
13/6375	• • • • {Rate compatible punctured convolutional [RCPC] codes}
13/6381	• • • • {Rate compatible punctured turbo [RCPT] codes}
13/6387	• • • • {Complementary punctured convolutional [CPC] codes}
13/6393	• • • {Rate compatible low-density parity check [LDPC] codes}
13/65	• {Purpose and implementation aspects}
13/6502	• • {Reduction of hardware complexity or efficient
	processing}
13/6505	• • • {Memory efficient implementations}
13/6508	• • {Flexibility, adaptability, parametrability and
	configurability of the implementation}
13/6511	• • • {Support of multiple decoding rules, e.g.
	combined MAP and Viterbi decoding}
13/6513	• • • {Support of multiple code types, e.g. unified decoder for LDPC and turbo codes}
13/6516	• • • {Support of multiple code parameters, e.g.
	generalized Reed-Solomon decoder for a
	variety of generator polynomials or Galois fields}
13/6519	• • {Support of multiple transmission or
13/0317	communication standards}
13/6522	• • {Intended application, e.g. transmission or
	communication standard}
13/6525	• • • {3GPP LTE including E-UTRA}
13/6527	• • • {IEEE 802.11 [WLAN]}
13/653	{3GPP HSDPA, e.g. HS-SCCH or DS-DSCH
	related}
13/6533	• • • {ITU 992.X [ADSL]}
13/6536	• • • {GSM GPRS}
13/6538	• • • {ATSC VBS systems}
13/6541	• • • {DVB-H and DVB-M}
13/6544	• • • {IEEE 802.16 (WIMAX and broadband
	wireless access)}
13/6547	• • • {TCP, UDP, IP and associated protocols, e.g. RTP}
13/655	• • • {UWB OFDM}
13/6552	{DVB-T2}
13/6555	{DVB-C2}
13/6558	{3GPP2}
13/6561	• • {Parallelized implementations}
13/6563	• • {Implementations using multi-port memories}
13/6566	{Implementations concerning memory access
	contentions}
13/6569	• • {Implementation on processors, e.g. DSPs, or
	software implementations}
13/6572	• • {Implementations using a tree structure, e.g.
	implementations in which the complexity is
	reduced by a tree structure from O(n) to O
12/6575	$\{\log(n)\}$
13/6575	• • {Implementations based on combinatorial logic,
12/6577	e.g. Boolean circuits}
13/6577	 {Representation or format of variables, register sizes or word-lengths and quantization}
13/658	{Scaling by multiplication or division}
13/030	• • {Scaring by multiplication of division}

• • • {Normalization other than scaling, e.g. by 13/6583 subtraction} 13/6586 • • • • {Modulo/modular normalization, e.g. 2's complement modulo implementations} 13/6588 • • • {Compression or short representation of variables} 13/6591 • • {Truncation, saturation and clamping} 13/6594 • • {Non-linear quantization} 13/6597 . . {Implementations using analogue techniques for coding or decoding, e.g. analogue Viterbi

99/00 Subject matter not provided for in other groups of this subclass

decoder}