## CPC COOPERATIVE PATENT CLASSIFICATION

### **H** ELECTRICITY

(NOTE omitted)

#### H03 ELECTRONIC CIRCUITRY

# H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES (generation of oscillations H03B)

#### **NOTES**

- 1. This subclass covers:
  - automatic control circuits for generators of electronic oscillations or pulses;
  - starting, synchronisation or stabilisation circuits for generators where the type of generator is irrelevant or unspecified.
- 2. In this subclass, the following expression is used with the meaning indicated:
  - "automatic control" covers only closed loop systems.

1/00	Stabilisation of generator output against variations of physical values, e.g. power supply	7/0805 {the loop being adapted to provide an additional control signal for use outside the
1/02	<ul> <li>against variations of temperature only</li> </ul>	loop}
1/021	<ul> <li>{of generators comprising distributed capacitance and inductance}</li> </ul>	7/0807 {concerning mainly a recovery circuit for the reference signal}
1/022	• • {by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of	7/081 provided with an additional controlled phase shifter $\{(\underline{\text{H03L 7/0998}} \text{ takes precedence})\}$
1/023	the temperature ( <u>H03L 1/021</u> takes precedence)} {by using voltage variable capacitance diodes}	7/0812 {and where no voltage or current controlled oscillator is used}
1/025	• • • { and a memory for digitally storing correction values }	7/0814 {the phase shifting device being digitally controlled}
1/026	• • • {by using a memory for digitally storing correction values ( <u>H03L 1/025</u> takes precedence)}	7/0816 { the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input}
1/027	• • • {by using frequency conversion means which is variable with temperature, e.g. mixer, frequency divider, pulse add/substract	7/0818 { the controlled phase shifter comprising coarse and fine delay or phase-shifting means }
	logic circuit (H03L 1/023, H03L 1/026 take precedence)}	7/083 the reference signal being additionally directly applied to the generator
1/028	• • {of generators comprising piezoelectric resonators ( <u>H03L 1/021</u> , <u>H03L 1/022</u> take precedence; oscillation generators with a piezoelectric resonator <u>H03B 5/32</u> )}	7/085 concerning mainly the frequency- or phase- detection arrangement including the filtering or amplification of its output signal (H03L 7/10 takes precedence; circuits for comparing
1/04	Constructional details for maintaining temperature constant	the phase or frequency of two mutually-independent oscillations <u>H03D 13/00</u> )
3/00	Starting of generators	7/087 using at least two phase detectors or a frequency and phase detector in the loop
<b>5/00</b> 5/02	<b>Automatic control of voltage, current, or power</b> . of power	7/089 the phase or frequency detector generating up-down pulses ( <u>H03L 7/087</u> takes precedence)
7/00	Automatic control of frequency or phase; Synchronisation	7/0891 {the up-down pulses controlling source and sink current generators, e.g. a charge
7/02	<ul> <li>using a frequency discriminator comprising a passive frequency-determining element</li> </ul>	pump} 7/0893 {the up-down pulses controlling at least
7/04	wherein the frequency-determining element comprises distributed inductance and capacitance	two source current generators or at least two sink current generators connected to
7/06	<ul> <li>using a reference signal applied to a frequency- or phase-locked loop</li> </ul>	different points in the loop} 7/0895 {Details of the current generators
7/07	• using several loops, e.g. for redundant clock signal generation	(H03L 7/0893 takes precedence)} 7/0896 {the current generators being
7/08	. Details of the phase-locked loop	controlled by differential up-down
7/0802	• • • {the loop being adapted for reducing power consumption ( <u>H03L 7/14</u> takes precedence)}	pulses}

CPC - 2024.01

7/0898	• • • • • • {the source or sink current values being variable ( <u>H03L 7/0896</u> takes	7/14 for assuring constant frequency when supply or correction voltages fail {or are interrupted}
7/091	<ul><li>precedence)}</li><li> the phase or frequency detector using</li></ul>	7/141 {the phase-locked loop controlling several oscillators in turn}
	a sampling device ( <u>H03L 7/087</u> takes precedence)	7/143 {by switching the reference signal of the phase-locked loop}
7/093	using special filtering or amplification characteristics in the loop (H03L 7/087 - H03L 7/091 take precedence)	7/145 { the switched reference signal being derived from the controlled oscillator output signal }
7/095	• • • using a lock detector ( <u>H03L 7/087</u> takes precedence)	7/146 {by using digital means for generating the oscillator control signal (H03L 7/141,
7/097	<ul> <li>using a comparator for comparing the voltages obtained from two frequency to voltage converters</li> </ul>	H03L 7/143 take precedence)} 7/148 {said digital means comprising a counter or a divider}
7/099	• • • concerning mainly the controlled oscillator of the loop	7/16 • Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined
7/0991	• • • • {the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by	frequencies using a frequency- or phase-locked loop
	a variable frequency divider ( <u>H03L 7/0995</u> takes precedence; fixed oscillators with	7/18 using a frequency divider or counter in the loop (H03L 7/20, H03L 7/22 take precedence)
<b>=</b> 1000 <b>a</b>	means for selecting among various phases H03L 7/0814)}	7/1803 {the counter or frequency divider being connected to a cycle or pulse swallowing
7/0992	• • • • {comprising a counter or a frequency divider}	circuit} 7/1806 {the frequency divider comprising a phase
7/0993	• • • • { and a circuit for adding and deleting pulses }	accumulator generating the frequency divided signal}
7/0994	• • • • {comprising an accumulator}	7/181 a numerical count result being used for
7/0995	• • • {the oscillator comprising a ring oscillator}	locking the loop, the counter counting during
7/0996	• • • • • {Selecting a signal among the plurality of phase-shifted signals produced by the ring	fixed time intervals {( <u>H03L 7/1806</u> takes precedence)}
	oscillator}	7/183 a time difference being used for locking the
7/0997 7/0998	{Controlling the number of delay elements connected in series in the ring oscillator}	loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number {(H03L 7/1806 takes
	• • • • {using phase interpolation}	precedence)}
7/10	<ul> <li>for assuring initial synchronisation or for broadening the capture range</li> </ul>	7/185 using a mixer in the loop
7/101	{using an additional control signal to the controlled loop oscillator derived from a	( <u>H03L 7/187</u> - <u>H03L 7/195</u> take precedence)
	signal generated in the loop ( <u>H03L 7/113</u> , <u>H03L 7/187</u> take precedence)}	7/187 using means for coarse tuning the voltage controlled oscillator of the
7/102	{the additional signal being directly applied to the controlled loop oscillator}	loop ( <u>H03L 7/191</u> - <u>H03L 7/195</u> take precedence)
7/103	• • • • { the additional signal being a digital signal }	7/189 comprising a D/A converter for generating a coarse tuning voltage
7/104	(using an additional signal from outside the loop for setting or controlling a parameter	7/191 using at least two different signals from the frequency divider or the
	in the loop ( <u>H03L 7/107</u> , <u>H03L 7/12</u> take precedence)}	counter for determining the time difference ( <u>H03L 7/193</u> , <u>H03L 7/195</u> take precedence)
7/105	• • • • {Resetting the controlled oscillator when its frequency is outside a predetermined limit}	7/193 the frequency divider/counter comprising
7/107	using a variable transfer function for the loop, e.g. low pass filter having a variable	a commutable pre-divider, e.g. a two modulus divider
	bandwidth	7/195 in which the counter of the loop counts
7/1072	• • • • {by changing characteristics of the charge pump, e.g. changing the gain}	between two different non zero numbers, e.g. for generating an offset frequency (H03L 7/193 takes precedence)
7/1075	• • • • { by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth (H03L 7/1072 takes precedence)}	7/197 a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency
7/1077	• • • • {by changing characteristics of the phase or frequency detection means	divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division {(H03L 7/1806 takes precedence)}
7/112	(H03L 7/1072 takes precedence)	7/1972 {for reducing the locking time interval
7/113 7/12	<ul><li>using frequency discriminator</li><li>using a scanning signal</li></ul>	( <u>H03L 7/1974</u> , <u>H03L 7/199</u> take precedence)}

CPC - 2024.01 2

7/1074	
7/1974	• • • • {for fractional frequency division}
7/1976	{using a phase accumulator for
	controlling the counter or frequency divider}
7/1978	• • • • • {using a cycle or pulse removing circuit}
7/199	the counter, e.g. for assuring initial synchronisation
7/20	<ul> <li>using a harmonic phase-locked loop, i.e. a loop which can be locked to one of a number of harmonically related frequencies applied to it (H03L 7/22 takes precedence)</li> </ul>
7/22	using more than one loop
7/23	with pulse counters or frequency dividers
7/235	• • • • {Nested phase locked loops}
7/24	<ul> <li>using a reference signal directly applied to the generator</li> </ul>
7/26	<ul> <li>using energy levels of molecules, atoms, or subatomic particles as a frequency reference</li> </ul>
9/00	Automatic control not provided for in other groups of this subclass
	groups of this subclass
2207/00	Indexing scheme relating to automatic control of
<b>2207/00</b> 2207/04	
	Indexing scheme relating to automatic control of frequency or phase and to synchronisation  Modifications for maintaining constant the phase-locked loop damping factor when other loop
2207/04	<ul> <li>Indexing scheme relating to automatic control of frequency or phase and to synchronisation</li> <li>Modifications for maintaining constant the phase-locked loop damping factor when other loop parameters change</li> <li>Compensating for non-linear characteristics of the controlled oscillator</li> <li>Phase locked loops with a controlled oscillator</li> </ul>
2207/04	<ul> <li>Indexing scheme relating to automatic control of frequency or phase and to synchronisation</li> <li>Modifications for maintaining constant the phase-locked loop damping factor when other loop parameters change</li> <li>Compensating for non-linear characteristics of the controlled oscillator</li> </ul>
2207/04 2207/05 2207/06	<ul> <li>Indexing scheme relating to automatic control of frequency or phase and to synchronisation</li> <li>Modifications for maintaining constant the phase-locked loop damping factor when other loop parameters change</li> <li>Compensating for non-linear characteristics of the controlled oscillator</li> <li>Phase locked loops with a controlled oscillator having at least two frequency control terminals</li> <li>Modifications of the phase-locked loop for ensuring constant frequency when the power supply fails or is interrupted, e.g. for saving power</li> <li>Indirect frequency synthesis using a frequency multiplier in the phase-locked loop or in the reference signal path</li> </ul>
2207/04 2207/05 2207/06 2207/08	<ul> <li>Indexing scheme relating to automatic control of frequency or phase and to synchronisation</li> <li>Modifications for maintaining constant the phase-locked loop damping factor when other loop parameters change</li> <li>Compensating for non-linear characteristics of the controlled oscillator</li> <li>Phase locked loops with a controlled oscillator having at least two frequency control terminals</li> <li>Modifications of the phase-locked loop for ensuring constant frequency when the power supply fails or is interrupted, e.g. for saving power</li> <li>Indirect frequency synthesis using a frequency multiplier in the phase-locked loop or in the</li> </ul>
2207/04 2207/05 2207/06 2207/08 2207/10	<ul> <li>Indexing scheme relating to automatic control of frequency or phase and to synchronisation</li> <li>Modifications for maintaining constant the phase-locked loop damping factor when other loop parameters change</li> <li>Compensating for non-linear characteristics of the controlled oscillator</li> <li>Phase locked loops with a controlled oscillator having at least two frequency control terminals</li> <li>Modifications of the phase-locked loop for ensuring constant frequency when the power supply fails or is interrupted, e.g. for saving power</li> <li>Indirect frequency synthesis using a frequency multiplier in the phase-locked loop or in the reference signal path</li> <li>Indirect frequency synthesis using a mixer in the</li> </ul>
2207/04 2207/05 2207/06 2207/08 2207/10	<ul> <li>Indexing scheme relating to automatic control of frequency or phase and to synchronisation</li> <li>Modifications for maintaining constant the phase-locked loop damping factor when other loop parameters change</li> <li>Compensating for non-linear characteristics of the controlled oscillator</li> <li>Phase locked loops with a controlled oscillator having at least two frequency control terminals</li> <li>Modifications of the phase-locked loop for ensuring constant frequency when the power supply fails or is interrupted, e.g. for saving power</li> <li>Indirect frequency synthesis using a frequency multiplier in the phase-locked loop or in the reference signal path</li> <li>Indirect frequency synthesis using a mixer in the phase-locked loop</li> </ul>

CPC - 2024.01 3