CPC COOPERATIVE PATENT CLASSIFICATION

H ELECTRICITY

(NOTE omitted)

H03 BASIC ELECTRONIC CIRCUITRY

H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES (of dynamo-

electric generators <u>H02P</u>)

NOTES

- 1. This subclass covers:
 - automatic control circuits for generators of electronic oscillations or pulses;
 - · starting, synchronisation, or stabilisation circuits for generators where the type of generator is irrelevant or unspecified.
- 2. This subclass <u>does not cover</u> stabilisation or starting circuits specially adapted to only one specific type of generator, which are covered by subclasses <u>H03B</u>, <u>H03K</u>.
- 3. In this subclass, the following expression is used with the meaning indicated:
 - "automatic control" covers only closed loop systems.

general <u>H03J</u>; synchronising in digital communication systems, <u>see</u> the relevant groups in class <u>H04</u>)

 using a frequency discriminator comprising a passive frequency-determining element

7/02

WARNING

In this subclass non-limiting references (in the sense of paragraph 39 of the Guide to the IPC) may still be displayed in the scheme.

1/00	Stabilisation of generator output against variations of physical values, e.g. power supply (automatic	7/04	wherein the frequency-determining element comprises distributed inductance and capacitance
	control <u>H03L 5/00</u> , <u>H03L 7/00</u>)	7/06	• using a reference signal applied to a frequency- or
1/02	 against variations of temperature only 		phase-locked loop
1/021	 {of generators comprising distributed capacitance and inductance} 	7/07	• • using several loops, e.g. for redundant clock signal generation (for indirect frequency synthesis
1/022	• • {by indirect stabilisation, i.e. by generating an		<u>H03L 7/22</u>)
	electrical correction signal which is a function of	7/08	 Details of the phase-locked loop
1/023	the temperature (<u>H03L 1/021</u> takes precedence)} {by using voltage variable capacitance diodes}	7/0802	• • • {the loop being adapted for reducing power consumption (H03L 7/14 takes precedence)}
1/025	• • • • { and a memory for digitally storing correction values }	7/0805	{the loop being adapted to provide an additional control signal for use outside the
1/026	 • {by using a memory for digitally storing correction values (H03L 1/025 takes precedence)} 	7/0807	loop}. • {concerning mainly a recovery circuit for the reference signal}
1/027	• • • {by using frequency conversion means which is variable with temperature, e.g.	7/081	• • • provided with an additional controlled phase shifter {(H03L 7/0998 takes precedence)}
	mixer, frequency divider, pulse add/substract logic circuit (<u>H03L 1/023</u> , <u>H03L 1/026</u> take	7/0812	• • • { and where no voltage or current controlled oscillator is used}
	precedence)}		WARNING
1/028	• • {of generators comprising piezo-electric		
	resonators (<u>H03L 1/021</u> and <u>H03L 1/022</u> take precedence; oscillation generators with a piezo-		Group <u>H03L 7/0812</u> is impacted by reclassification into groups <u>H03L 7/0816</u>
	electric resonator <u>per se</u> <u>H03B 5/32</u>)}		and <u>H03L 7/0818</u> .
1/04	Constructional details for maintaining temperature constant		Groups <u>H03L 7/0812</u> , <u>H03L 7/0816</u> and <u>H03L 7/0818</u> should be considered in
3/00	Starting of generators		order to perform a complete search.
5/00	Automatic control of voltage, current, or power		
5/02	• of power		
7/00	Automatic control of frequency or phase; Synchronisation (tuning of resonant circuits in		

CPC - 2019.02

7/0814		{the phase shifting device being digitally controlled}	7/0896		 {the current generators being controlled by differential up-down pulses}
		WARNING	7/0898		• • • {the source or sink current values
		Group <u>H03L 7/0814</u> is impacted by reclassification into groups	7/0070	• • •	being variable (<u>H03L 7/0896</u> takes precedence)}
		H03L 7/0816 and H03L 7/0818.	7/091		• the phase or frequency detector using
		Groups H03L 7/0814, H03L 7/0816			a sampling device (H03L 7/087 takes
		and H03L 7/0818 should be considered			precedence)
		in order to perform a complete search.	7/093		 using special filtering or amplification
7/0816		{the controlled phase shifter and the			characteristics in the loop
770010		frequency- or phase-detection arrangement	5 /00 5		(<u>H03L 7/087</u> - <u>H03L 7/091</u> take precedence)
		being connected to a common input}	7/095		 using a lock detector (<u>H03L 7/087</u> takes precedence)
		WARNING	7/097		 using a comparator for comparing the
		Groups <u>H03L 7/0816</u> and <u>H03L 7/0818</u>			voltages obtained from two frequency to
		are incomplete pending reclassification			voltage converters
		of documents from groups	7/099		concerning mainly the controlled oscillator of
		H03L 7/0812 and H03L 7/0814.	= 10004		the loop
		Until reclassification is complete,	7/0991		 {the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by
		groups <u>H03L 7/0816</u> , <u>H03L 7/0818</u> ,			a variable frequency divider (H03L 7/0995
		<u>H03L 7/0812</u> and <u>H03L 7/0814</u> should			takes precedence; fixed oscillators with
		be considered in order to perform a complete search.			means for selecting among various phases
		complete search.			<u>H03L 7/0814</u>)}
7/0818		{the controlled phase shifter comprising	7/0992		• • {comprising a counter or a frequency
		coarse and fine delay or phase-shifting	7/0993		divider}
		means}	1/0773		• • • {and a circuit for adding and deleting pulses}
		WARNING	7/0994		• • {comprising an accumulator}
		Groups H03L 7/0816 and H03L 7/0818	7/0995		• {the oscillator comprising a ring oscillator}
		are incomplete pending reclassification	7/0996		• • {Selecting a signal among the plurality of
		of documents from groups H03L 7/0812 and H03L 7/0814.			phase-shifted signals produced by the ring
		Until reclassification is complete,	7/0007		oscillator}
		groups H03L 7/0816, H03L 7/0818,	7/0997	• • •	 {Controlling the number of delay elements connected in series in the ring oscillator}
		H03L 7/0812 and H03L 7/0814 should	7/0998		• {using phase interpolation}
		be considered in order to perform a	7/10		for assuring initial synchronisation or for
		complete search.			broadening the capture range
7/083		reference signal being additionally directly			WARNING
		blied to the generator (direct frequency			Group H03L 7/10 impacted by
7/005		chronisation without loop <u>H03L 7/24</u>)			reclassification into groups H03L 7/102,
7/085		cerning mainly the frequency- or phase- ection arrangement including the filtering or			<u>H03L 7/103</u> , <u>H03L 7/104</u> and <u>H03L 7/105</u> .
		plification of its output signal (H03L 7/10			Groups H03L 7/10, H03L 7/102,
		es precedence; frequency or phase			H03L 7/103, H03L 7/104 and H03L 7/105
		ection comparison in general H03D 3/00,			should be considered in order to perform a complete search.
7/007	· · · · · · · · · · · · · · · · · · ·	<u>3D 13/00)</u>			complete search.
7/087		requency and phase detectors or a	7/101		• {using an additional control signal to the
7/089		he phase or frequency detector generating			controlled loop oscillator derived from a
,,,,,,		up-down pulses (<u>H03L 7/087</u> takes			signal generated in the loop (<u>H03L 7/113</u> , <u>H03L 7/187</u> take precedence)}
	p	orecedence)	7/102		• • {the additional signal being directly
7/0891		{the up-down pulses controlling source			applied to the controlled loop oscillator}
		and sink current generators, e.g. a charge			WARNING
7/0893		pump} . {the up-down pulses controlling at least			Group H03L 7/102 is incomplete
0070		two source current generators or at least			pending reclassification of documents
		two sink current generators connected to			from group $\underline{\text{H03L 7/10}}$.
		different points in the loop}			Until reclassification is complete,
7/0895		• {Details of the current generators			groups <u>H03L 7/102</u> and <u>H03L 7/10</u>
		(H03L 7/0893 takes precedence)			should be considered in order to
					perform a complete search.

CPC - 2019.02

7/103 • • • • {the additional signal being a digital 7/1075 • • • • {by changing characteristics of the loop filter, e.g. changing the gain, changing signal} the bandwidth (H03L 7/1072 takes WARNING precedence)} Group H03L 7/103 is incomplete WARNING pending reclassification of documents from group H03L 7/10. Group H03L 7/1075 is incomplete pending reclassification of documents Until reclassification is complete, from group <u>H03L 7/107</u>. groups H03L 7/103 and H03L 7/10 Until reclassification is complete. should be considered in order to perform a complete search. groups H03L 7/1075 and H03L 7/107 should be considered in order to 7/104 {using an additional signal from outside the perform a complete search. loop for setting or controlling a parameter in the loop (H03L 7/107, H03L 7/12 take 7/1077 {by changing characteristics of the precedence)} phase or frequency detection means (H03L 7/1072 takes precedence) **WARNING** WARNING Group H03L 7/104 is incomplete pending reclassification of documents from group Group H03L 7/1077 is incomplete H03L 7/10. pending reclassification of documents from group H03L 7/107. Until reclassification is complete, groups H03L 7/104 and H03L 7/10 should be Until reclassification is complete, considered in order to perform a complete groups H03L 7/1077 and H03L 7/107 should be considered in order to search. perform a complete search. • • • • Resetting the controlled oscillator when its 7/105 frequency is outside a predetermined limit} 7/113 . . . using frequency discriminator . . . using a scanning signal (tuning circuits 7/12 **WARNING** with automatic scanning over a band of Group H03L 7/105 is incomplete pending frequencies H03J 7/18) reclassification of documents from group 7/14 . . . for assuring constant frequency when supply or H03L 7/10. correction voltages fail {or are interrupted} Until reclassification is complete, groups . . . {the phase-locked loop controlling several 7/141 $\underline{\text{H03L 7/105}}$ and $\underline{\text{H03L 7/10}}$ should be oscillators in turn} considered in order to perform a complete 7/143 . . . {by switching the reference signal of the search. phase-locked loop} . . . {the switched reference signal being 7/145 7/107 using a variable transfer function for the derived from the controlled oscillator loop, e.g. low pass filter having a variable output signal} bandwidth 7/146 . . . {by using digital means for generating **WARNING** the oscillator control signal (H03L 7/141, H03L 7/143 take precedence) Group H03L 7/107 impacted by {said digital means comprising a counter 7/148 reclassification into groups H03L 7/1072, or a divider} H03L 7/1075 and H03L 7/1077. 7/16 . . Indirect frequency synthesis, i.e. generating Groups H03L 7/107, H03L 7/1072, a desired one of a number of predetermined $\underline{\text{H03L 7/1075}}$ and $\underline{\text{H03L 7/1077}}$ should frequencies using a frequency- or phase-locked be considered in order to perform a complete search. 7/18 . . . using a frequency divider or counter in the loop 7/1072 • • • • {by changing characteristics of the charge (<u>H03L 7/20</u>, <u>H03L 7/22</u> take precedence) pump, e.g. changing the gain} • • • { the counter or frequency divider being 7/1803 connected to a cycle or pulse swallowing WARNING circuit} Group H03L 7/1072 is incomplete 7/1806 • • • { the frequency divider comprising a phase pending reclassification of documents accumulator generating the frequency from group H03L 7/107. divided signal} Until reclassification is complete, 7/181 a numerical count result being used for groups H03L 7/1072 and H03L 7/107 locking the loop, the counter counting during should be considered in order to fixed time intervals {(H03L 7/1806 takes perform a complete search. precedence)} a time difference being used for locking the 7/183 loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number {(H03L 7/1806 takes precedence)}

CPC - 2019.02

7/185	using a mixer in the loop	2207/06 • Phase locked loops with a controlled oscillator
	$(\underline{\text{H03L } 7/187} - \underline{\text{H03L } 7/195} \text{ take})$	having at least two frequency control terminals
	precedence)	2207/08 • Modifications of the phase-locked loop for ensuring
7/187	• • • • using means for coarse tuning the	constant frequency when the power supply fails or
	voltage controlled oscillator of the	is interrupted, e.g. for saving power
	loop (<u>H03L 7/191</u> - <u>H03L 7/195</u> take	2207/10 • Indirect frequency synthesis using a frequency
	precedence)	multiplier in the phase-locked loop or in the
7/189	comprising a D/A converter for	reference signal path
	generating a coarse tuning voltage	2207/12 . Indirect frequency synthesis using a mixer in the
7/191	using at least two different signals	phase-locked loop
,,1,1	from the frequency divider or the	2207/14 • Preventing false-lock or pseudo-lock of the PLL
	counter for determining the time	
	difference (H03L 7/193, H03L 7/195 take	 Temporarily disabling, deactivating or stopping the frequency counter or divider
	precedence)	
7/193	the frequency divider/counter comprising	2207/50 • All digital phase-locked loop
1/1/3	a commutable pre-divider, e.g. a two	
	modulus divider (pulse counters/frequency	
	dividers H03K 21/00 - H03K 29/00)	
7/195	• • • • in which the counter of the loop counts	
1/193	between two different non zero numbers,	
	e.g. for generating an offset frequency	
	(H03L 7/193 takes precedence; pulse	
	counters for predetermined counting	
	H03K 21/00 - H03K 29/00)	
7/107		
7/197	a time difference being used for locking the loop, the counter counting between numbers	
	which are variable in time or the frequency	
	divider dividing by a factor variable in	
	time, e.g. for obtaining fractional frequency	
	division {(H03L 7/1806 takes precedence)}	
7/1972	• • • • { for reducing the locking time interval	
1/1912		
	(<u>H03L 7/1974</u> , <u>H03L 7/199</u> take	
7/1074	precedence)}	
7/1974	• • • • { for fractional frequency division }	
7/1976	{using a phase accumulator for	
	controlling the counter or frequency divider}	
7/1070	· · · · · · · · · · · · · · · · · · ·	
7/1978	{using a cycle or pulse removing	
7/100	circuit}	
7/199	• • • • with reset of the frequency divider or	
	the counter, e.g. for assuring initial	
5 /00	synchronisation	
7/20	using a harmonic phase-locked loop, i.e. a loop	
	which can be locked to one of a number of	
	harmonically related frequencies applied to it	
= /2.2	(<u>H03L 7/22</u> takes precedence)	
7/22	using more than one loop	
7/23	with pulse counters or frequency dividers	
7/235	{Nested phase locked loops}	
7/24	 using a reference signal directly applied to the 	
	generator	
7/26	 using energy levels of molecules, atoms, or 	
	subatomic particles as a frequency reference	
9/00	Automotic control not provided for in other	
9/00	Automatic control not provided for in other groups of this subclass	
	groups of this subclass	
2207/00	Indexing scheme relating to automatic control of	
220.700	frequency or phase and to synchronisation	
2207/04	Modifications for maintaining constant the phase-	
2201104	locked loop damping factor when other loop	
	parameters change	
2207/05	Companyating for non-linear characteristics of the	

CPC - 2019.02 4

2207/05 . Compensating for non-linear characteristics of the

controlled oscillator