US 9,811,419 B2
Validation bits and offsets to represent logical pages split between data containers
Charles J. Camp, Sugar Land, TX (US); Timothy J. Fisher, Cypress, TX (US); Aaron D. Fry, Richmond, TX (US); Lincoln T. Simmons, Houston, TX (US); and Adalberto G. Yanes, Sugar Land, TX (US)
Assigned to International Business Machines Corporation, Armonk, NY (US)
Filed by International Business Machines Corporation, Armonk, NY (US)
Filed on Jan. 18, 2017, as Appl. No. 15/408,508.
Application 15/408,508 is a continuation of application No. 14/829,924, filed on Aug. 19, 2015.
Prior Publication US 2017/0123895 A1, May 4, 2017
This patent is subject to a terminal disclaimer.
Int. Cl. H03M 13/00 (2006.01); H03M 13/05 (2006.01); G06F 11/10 (2006.01); G11C 29/52 (2006.01); H03M 13/29 (2006.01)
CPC G06F 11/108 (2013.01) [G06F 11/1072 (2013.01); G11C 29/52 (2013.01); G06F 11/1044 (2013.01); G06F 11/1068 (2013.01); H03M 13/2906 (2013.01); H03M 13/61 (2013.01); H03M 13/611 (2013.01); H03M 13/618 (2013.01); H03M 13/6312 (2013.01); H03M 13/6318 (2013.01); H03M 13/6502 (2013.01); H03M 13/6505 (2013.01)] 1 Claim
OG exemplary drawing
 
1. A computer system for programming flash memory, the computer system comprising:
one or more computer processors;
one or more non-transitory computer readable storage media;
program instructions stored on the one or more non-transitory computer readable storage media for execution by at least one of the one or more processors, the program instructions comprising:
program instructions to pack a non-integer count of logical pages into a first codeword payload data container such that the codeword payload data container contains (i) a first logical page that does not straddle boundaries of the first codeword payload data container and (ii) a first portion of a second logical page, wherein a codeword payload data container size is greater than a size of a single logical page and less than a size of two logical pages;
program instructions to pack a second portion of the second logical page into a second codeword payload data container, the second logical page thereby straddling a boundary of the first codeword payload data container and a boundary of the second codeword payload data container;
program instructions to associate a first set of three validation bits with the first logical page, wherein the first set of three validation bits describes an arrangement of the first logical page in the first codeword payload data container using a programmed validation bit that indicates that the first logical page is a self-contained logical page;
program instructions to associate a second set of three validation bits with the first portion of the second logical page, wherein the second set of three validation bits describes an arrangement of the first portion of the second logical page in the first codeword payload data container using a first pair of consecutive, programmed validation bits, and wherein the first pair of consecutive, programmed validation bits are arranged in the second set of three validation bits such that the second set of three validation bits indicates that the first portion of the second logical page straddles out of the first codeword payload data container;
program instructions to associate a third set of three validation bits with the second portion of the second logical page, wherein the third set of three validation bits describes an arrangement of the second portion of the second logical page in the second codeword payload data container using a second pair of consecutive, programmed validation bits, and wherein the second pair of consecutive, programmed validation bits are arranged in the third set of three validation bits such that the third set of three validation bits indicates that the second portion of the second logical page straddles into the second codeword payload data container;
program instructions to generate a codeword payload header that includes data describing an offset to the first logical page in the first codeword payload data container;
program instructions to concatenate the first codeword payload data container and the codeword payload header to generate a codeword payload;
program instructions to generate error-correcting code data based, at least in part, on the codeword payload using a systematic error-correcting code;
program instructions to concatenate the codeword payload and error-correcting code data to generate a codeword; and
program instructions to program a physical page with the codeword, wherein the physical page stores a non-zero integer count of codewords.