Manual of U.S. Patent Classification
as of June 30, 2000

Class
716
DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK

Class definitions may be accessed by clicking on the class title, above.
Subclass definitions may be accessed by clicking on the subclass number, below.

Patents classified in a subclass may be accessed by clicking on the " " icon following the subclass number, below.

( please note that links to definitions and classified patents may not be available for some classes and subclasses )

For search strategies, please refer to the Classification Index Explanation of Data web page.

Subclass		Title
ClassTitle		===> DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK
1		CIRCUIT DESIGN
2		. Optimization (e.g., redundancy, compaction)
3		. Translation (e.g., conversion, equivalence)
4		. Testing or evaluating
5		. . Design verification (e.g., wiring line capacitance, fan-out checking, minimum path width)
6		. . . Timing analysis (e.g., delay time, path delay, latch timing)
7		. Partitioning (e.g., function block, ordering constraint)
8		. Floorplanning
9		. . Detailed placement (i.e., iterative improvement)
10		. . Constraint-based placement (e.g., critical block assignment, delay limits, wiring capacitance)
11		. . Layout editor (e.g., updating)
12		. Routing (e.g., routing map, netlisting)
13		. . Global routing (e.g., shortest path, dead space, or duplicate trace elimination)
14		. . Detailed routing (e.g., channel routing, switch box routing)
15		. . PCB wiring
16		. . PLA, PLD, FPGA, OR MCM
17		. Programmable integrated circuit (e.g., basic cell, standard cell, macrocell)
18		. Logical circuit synthesizer
19		DESIGN OF SEMICONDUCTOR MASK
20		. Mesh generation
21		. Pattern exposure
		*********************************
		FOREIGN ART COLLECTIONS
		*********************************
		Any foreign patents or non-patent literature from subclasses that have been reclassified have been transferred directly to FOR Collection listed below. These collections contain ONLY foreign patents or nonpatent literature. The parenthetical references in the Collection titles refer to the abolished subclasses from which these Collections were derived.
		APPLICATIONS (364/400)
FOR 489		. Circuit design and analysis (364/489)
FOR 490		. . Integrated (364/490)
FOR 491		. . . Layout (364/491)

Information Products Division -- Contacts

Questions regarding this report should be directed to:

U.S. Patent and Trademark Office
Information Products Division
PK3- Suite 441
Washington, DC 20231

tel: (703) 306-2600
FAX: (703) 306-2737
email: oeip@uspto.gov

---

Last Modified: 6 October 2000