Class 708: ELECTRICAL COMPUTERS: ARITHMETIC PROCESSING AND CALCULATING ( Manual of U.S. Patent Classification )

U.S. PATENT AND TRADEMARK OFFICE
Information Products Division
[Manual of Classification, Class Listing] [Classification Index] [USPTO Home Page]

Manual of U.S. Patent Classification
as of June 30, 2000


Class
708
ELECTRICAL COMPUTERS: ARITHMETIC PROCESSING AND CALCULATING


Class definitions may be accessed by clicking on the class title, above.
Subclass definitions may be accessed by clicking on the subclass number, below.

Patents classified in a subclass may be accessed by clicking on the " [Patents] " icon following the subclass number, below.

( please note that links to definitions and classified patents may not be available for some classes and subclasses )

For search strategies, please refer to the Classification Index Explanation of Data web page.

Simple Text Search Across All U.S. Patent Classes in the Manual of Classification (requires a JAVA-enabled web browser)

--------------------------------------------------------------

Subclass Title
ClassTitle ===> ELECTRICAL COMPUTERS: ARITHMETIC PROCESSING AND CALCULATING
1[Patents]ELECTRICAL HYBRID CALCULATING COMPUTER
2[Patents] . Plural complete computers
3[Patents] . Particular function performed
4[Patents] . . Evaluation of trigonometric function
5[Patents] . . Correlation, convolution, or transformation
6[Patents] . . Integration or differentiation
7[Patents] . . Multiplication or division
8[Patents] . . Function generation
9[Patents] . . . Piece-wise linear synthesis
100[Patents]ELECTRICAL DIGITAL CALCULATING COMPUTER
101[Patents] . Pulse repetition rate
102[Patents] . . Digital differential analyzer
103[Patents] . . Multiplication or division
104[Patents] . Plural complete computers
105[Patents] . Combined with diverse art device
106[Patents] . . Checkbook
107[Patents] . . Writing instrument (e.g., pen)
108[Patents] . . Tape recorder
109[Patents] . . Communication device (e.g., telephone, radio, television)
110[Patents] . . Business device (e.g., billing, memorandum)
111[Patents] . . Horological device
112[Patents] . . . Calendar
130[Patents] . Programmable calculator
131[Patents] . Having specialized input
132[Patents] . . Having supplemental environment related input
133[Patents] . . . Cooking
134[Patents] . . . Business
135[Patents] . . For security
136[Patents] . . Input verification
137[Patents] . . Fraction input
138[Patents] . . Flexible input
139[Patents] . . Including specific computing system interconnection
140[Patents] . . Modular or overlay nonkeyboard-type information entry
141[Patents] . . Including specific nonkeyboard-type information entry
142[Patents] . . Including specific keyboard-type information entry
143[Patents] . . . Nonmechanical key actuation
144[Patents] . . . User definable key
145[Patents] . . . Plural function key
146[Patents] . . . Key sequencing (i.e., sequence defines function)
160[Patents] . Having specialized output
161[Patents] . . Having supplemental environment related output
162[Patents] . . . Teaching
163[Patents] . . . Business
164[Patents] . . Output verification
165[Patents] . . Blanking
166[Patents] . . . Zero suppression
167[Patents] . . Prompting
168[Patents] . . Selective output
169[Patents] . . Sequential output
170[Patents] . . Using particular format
171[Patents] . . Symbol accompanying output
172[Patents] . . Audio
173[Patents] . . Printer
174[Patents] . . Multiple simultaneous outputs
190[Patents] . Integrated circuit
191[Patents] . Electro-optical
192[Patents] . Bubble-domain
200[Patents] . Particular function performed
201[Patents] . . Absolute value or magnitude
202[Patents] . . Median
203[Patents] . . Compression/decompression
204[Patents] . . Format conversion
205[Patents] . . . Normalization
206[Patents] . . Unit conversion
207[Patents] . . Maximum/minimum determination
208[Patents] . . Scaling
209[Patents] . . Shifting
210[Patents] . . Determining number of like-valued bits in word
211[Patents] . . Determining number of like-valued leading or trailing bits
212[Patents] . . Detecting particular sequence of bits
230[Patents] . . Multifunctional
231[Patents] . . . Microprocessor
232[Patents] . . . Array of elements (e.g., AND/OR array, etc.)
233[Patents] . . . Pipeline
234[Patents] . . . Parallel bit input of operand
235[Patents] . . . Uses look-up table
236[Patents] . . . More than two operands
250[Patents] . . Random number generation
251[Patents] . . . Oscillator controlled
252[Patents] . . . Linear feedback shift register
253[Patents] . . . Plural parallel outputs bits
254[Patents] . . . Seed value controls
255[Patents] . . . Truly random number
256[Patents] . . . Plural parallel outputs
270[Patents] . . Function generation
271[Patents] . . . Direct digital frequency synthesizer
272[Patents] . . . Memory used to store waveshape
273[Patents] . . . Counter as source (i.e., input)
274[Patents] . . . Linear
275[Patents] . . . Circular
276[Patents] . . . Trigonometric
277[Patents] . . . Logarithmic/exponential
290[Patents] . . Interpolation/extrapolation
300[Patents] . . Filtering
301[Patents] . . . Tapped delay line
303[Patents] . . . Microprocessor
304[Patents] . . . Nonlinear (e.g., median, etc.)
305[Patents] . . . Initialization
306[Patents] . . . Finite arithmetic effect
307[Patents] . . . Delta/differential coded
308[Patents] . . . Multidimensional data
309[Patents] . . . Frequency measurement
310[Patents] . . . Coherent
311[Patents] . . . Frequency detection
312[Patents] . . . . Tone detection
313[Patents] . . . Decimation/interpolation
314[Patents] . . . Matched filter type
315[Patents] . . . By convolution
316[Patents] . . . Having multiplexing
317[Patents] . . . Wave
318[Patents] . . . Lattice
319[Patents] . . . Transversal
320[Patents] . . . Recursive
321[Patents] . . . Nontime domain
322[Patents] . . . Adaptive
323[Patents] . . . . Equalizer
400[Patents] . . Transform
401[Patents] . . . Multidimensional
402[Patents] . . . Discrete Cosine Transform (i.e., DCT)
403[Patents] . . . Fourier
404[Patents] . . . . Fast Fourier Transform (i.e., FFT)
405[Patents] . . . . Discrete Fourier Transform (i.e., DFT)
406[Patents] . . . . Pipeline
407[Patents] . . . . Systolic
408[Patents] . . . . Radix greater than two
409[Patents] . . . . Butterfly circuit
410[Patents] . . . Walsh
420[Patents] . . Convolution
421[Patents] . . . Cyclic/circular
422[Patents] . . Correlation
423[Patents] . . . Single bit data
424[Patents] . . . Multidimensional data
425[Patents] . . . Using tapped delay line
426[Patents] . . . Autocorrelation
440[Patents] . . Evaluation of trigonometric function
441[Patents] . . . Vector resolver
442[Patents] . . Coordinate conversion
443[Patents] . . Differentiation
444[Patents] . . Integration
445[Patents] . . Averaging
446[Patents] . . Solving equation
490[Patents] . . Arithmetical operation
491[Patents] . . . Residue number
492[Patents] . . . Galois field
493[Patents] . . . Multi-valued
494[Patents] . . . Incremental mode
495[Patents] . . . Floating point
496[Patents] . . . . Compensation for finite word length
497[Patents] . . . . . Round off or truncation
498[Patents] . . . . . Overflow or underflow
499[Patents] . . . . . Sticky bit
500[Patents] . . . . Evaluation of root
501[Patents] . . . . Multiplication followed by addition
502[Patents] . . . . Reciprocal
503[Patents] . . . . Multiplication
504[Patents] . . . . Division
505[Patents] . . . . Addition or subtraction
506[Patents] . . . . Feedback
507[Patents] . . . . Parallel
508[Patents] . . . . Pipeline
509[Patents] . . . . Systolic
510[Patents] . . . . Microprocessor
511[Patents] . . . . Complex number format
512[Patents] . . . . Logarithmic format
513[Patents] . . . . Variable length or precision
514[Patents] . . . . Matrix array
517[Patents] . . . Logarithmic format
518[Patents] . . . Variable length
519[Patents] . . . Negative radix
520[Patents] . . . Matrix array
521[Patents] . . . Pipeline
522[Patents] . . . Systolic
523[Patents] . . . Multiplication followed by addition (i.e., x*y+z)
524[Patents] . . . Multiple parallel operations
525[Patents] . . . Status condition/flag generation or use
530[Patents] . . . Error detection or correction
531[Patents] . . . . Parity check
532[Patents] . . . . Residue code
533[Patents] . . . . Sequential repetition
534[Patents] . . . . Plural parallel devices
540[Patents] . . . Cathode-ray tube
541[Patents] . . . Contact-making device
542[Patents] . . . Radix point control
550[Patents] . . . Compensation for finite word length
551[Patents] . . . . Round off or truncation
552[Patents] . . . . Overflow or underflow
553[Patents] . . . . . Prediction
603[Patents] . . . Sum of products generation
604[Patents] . . . All four basic functions
605[Patents] . . . Evaluation of root
606[Patents] . . . Evaluation of powers
607[Patents] . . . Multiplication of matrices
620[Patents] . . . Multiplication
622[Patents] . . . . Complex number format
623[Patents] . . . . Decimal
624[Patents] . . . . Coded decimal
625[Patents] . . . . Binary
626[Patents] . . . . . Sum of cross products
627[Patents] . . . . . Repeated addition
628[Patents] . . . . . . Multiple digit
629[Patents] . . . . . . . Carry-save adders (i.e., CSAs)
630[Patents] . . . . . . . Array adders
631[Patents] . . . . . . . Pipeline
632[Patents] . . . . . . . Feedback
650[Patents] . . . Division
651[Patents] . . . . Decimal
652[Patents] . . . . Coded decimal
653[Patents] . . . . Binary
654[Patents] . . . . . Multiplication by reciprocal
655[Patents] . . . . . Repeated subtraction
656[Patents] . . . . . . Multiples of divisor
670[Patents] . . . Addition/subtraction
671[Patents] . . . . Comparison
672[Patents] . . . . Incrementation/decrementation
673[Patents] . . . . Radix correction
674[Patents] . . . . . Serial
675[Patents] . . . . Signal amplitude
676[Patents] . . . . Microwave
677[Patents] . . . . Cryogenic
678[Patents] . . . . By electronic tube
679[Patents] . . . . Magnetic
680[Patents] . . . . Decimal
681[Patents] . . . . . Serial
682[Patents] . . . . . Parallel
683[Patents] . . . . Coded decimal
684[Patents] . . . . . Serial
685[Patents] . . . . . Parallel
700[Patents] . . . . Binary
701[Patents] . . . . . Bipolar junction transistor only or combined with Field-Effect Transistor
702[Patents] . . . . . Field-Effect transistor (FET)
703[Patents] . . . . . Gate functional level
704[Patents] . . . . . For precharging (e.g., Manchester, etc.)
705[Patents] . . . . . Serial
706[Patents] . . . . . Parallel
707[Patents] . . . . . . Carry-ripple
708[Patents] . . . . . . Carry-save adders
709[Patents] . . . . . . Adding more than two numbers
710[Patents] . . . . . . Carry look-ahead
711[Patents] . . . . . . . Slice block having block ripple
712[Patents] . . . . . . . Slice block having block look-ahead
713[Patents] . . . . . . . Tree structured logic blocks
714[Patents] . . . . . . Conditional sums
800[Patents]ELECTRICAL ANALOG CALCULATING COMPUTER
801[Patents] . Particular function performed
802[Patents] . . Evaluation of equation
803[Patents] . . . Simultaneous
804[Patents] . . . Differential (e.g., differential analyzer)
805[Patents] . . Averaging
806[Patents] . . Variance or standard deviation determination
807[Patents] . . Evaluation of root (e.g., square root)
808[Patents] . . Evaluation of powers
809[Patents] . . Coordinate conversion or vector resolver
810[Patents] . . . Electromechanical
811[Patents] . . Evaluation of trigonometric function
812[Patents] . . . Single triangle
813[Patents] . . Correlation or convolution
814[Patents] . . . Of multidimensional data
815[Patents] . . . Acoustic
816[Patents] . . . Optical
817[Patents] . . . Magnetic or electromagnetic
818[Patents] . . . Having tapped delay line
819[Patents] . . Filtering
820[Patents] . . Transform
821[Patents] . . . Fourier
822[Patents] . . Differentiation
823[Patents] . . Integrator
824[Patents] . . . Plural integration
825[Patents] . . . Plural mode (e.g., plural scale)
826[Patents] . . . Reset
827[Patents] . . . Drift correction
828[Patents] . . . Having simultaneous calculation of another function
829[Patents] . . . Having a voltage to frequency converter
830[Patents] . . . Electromechanical
831[Patents] . . . Electro-optical
832[Patents] . . . Magnetic or electromagnetic
833[Patents] . . . Amplifier with additional feedback loop
834[Patents] . . . . Additional R/C feedback loop
835[Patents] . . Multiplication
836[Patents] . . . Time division
837[Patents] . . . Quarter-square
838[Patents] . . . Having charging or discharging of energy storage device
839[Patents] . . . Photomultiplier
840[Patents] . . . Electromagnetic
841[Patents] . . . . Hall effect
842[Patents] . . . Electromechanical (e.g., servo-multiplier)
843[Patents] . . . With alternative division
844[Patents] . . Division
845[Patents] . . Function generation
846[Patents] . . . Piece-wise linear synthesis
847[Patents] . . . . Interpolation/extrapolation
848[Patents] . . . . Diode breakpoint
849[Patents] . . . Cathode-ray tube
850[Patents] . . . Two or more variables
851[Patents] . . . Logarithmic/exponential
852[Patents] . . . Triangular, sawtooth, or ramp
853[Patents] . . . Hyperbolic
854[Patents] . . . Electromechanical


Information Products Division -- Contacts

Questions regarding this report should be directed to:

U.S. Patent and Trademark Office
Information Products Division
PK3- Suite 441
Washington, DC 20231

tel: (703) 306-2600
FAX: (703) 306-2737
email: oeip@uspto.gov


[Top] [Manual of Classification, Class Listing] [Classification Index] [USPTO Home Page]

Last Modified: 6 October 2000