

**[54] CREDIT-ACCUMULATING ARRANGEMENT**

[72] **Inventor:** Edwin J. Meixner, Mount Prospect, Ill.  
 [73] **Assignee:** Walter E. Heller & Company, Chicago, Ill.  
 [22] **Filed:** Sept. 12, 1968  
 [21] **Appl. No.:** 759,407

[52] **U.S. Cl.:** 235/175, 235/168, 235/173  
 [51] **Int. Cl.:** G06F 7/385  
 [58] **Field of Search:** 235/175, 173, 168, 174, 92 CN; 133/8; 194/10

**FOREIGN PATENTS OR APPLICATIONS**

1,218,195 6/1966 Germany

**OTHER PUBLICATIONS**

"Binary Pulse Adder," C. T. Lecher, Jr., IBM Technical Disclosure Bulletin, Vol. 3, No. 11, Apr. 1961  
 Smith, Electronic Digital Computers, McGraw-Hill, 1959, pp. 218-246  
 Spelser, Digitale Rechenanlagen, (2nd Ed.), pp. 168, 169 and 176-185

*Primary Examiner*—Eugene G. Botz  
*Assistant Examiner*—James F. Gottman  
*Attorney*—Ronald L. Engel, Daniel W. Vittum, Jr. and Gomer W. Walters

**[56] References Cited**


**UNITED STATES PATENTS**


3,185,822	5/1965	Davis	235/175 X
3,313,923	4/1967	Felcheck	235/168 X
3,323,626	6/1967	Akira Abe et al.	194/10
3,482,670	12/1969	Yamashita	194/10
3,508,636	4/1970	Shirley	194/10
3,067,936	12/1962	Kasper et al.	235/151

**[57] ABSTRACT**

Addition of credits and subtraction of debits is electronically achieved by utilizing an accumulator circuit having multiple stages, each of which includes a binary full adder with a delay flip-flop in a feedback loop.

**22 Claims, 6 Drawing Figures**






INVENTOR.  
EDWIN J. MEIXNER.

*James W. Walters*

BY


*[Signature]*

*[Signature]*



INVENTOR.  
EDWIN J. MEIXNER  
*Edwin J. Meixner*  
BY FAH

FIG. 3






FIG. 4

FIG. 2	FIG. 3
FIG. 4	

FIG. 5

INVENTOR.  
 EDWIN J.  
 MEIXNER  
*Edwin J. Meixner*  
 ATTORNEY

BY




FIG. 6

INVENTOR  
EDWIN J. MEIXNER  
BY *James H. Walters*  
WALTERS