| US 7,460,098 B2 | ||
| Liquid crystal display device having a gray-scale voltage producing circuit | ||
| Toshio Miyazawa, Chiba (Japan); Hideo Sato, Hitachi (Japan); Hiroshi Kageyama, Hitachi (Japan); and Iwao Takemoto, Mobara (Japan) | ||
| Assigned to Hitachi, Ltd., Tokyo (Japan) | ||
| Filed on Jun. 24, 2005, as Appl. No. 11/165,215. | ||
| Application 11/165215 is a continuation of application No. 10/192695, filed on Jul. 11, 2002, granted, now 6,914,592. | ||
| Application 10/192695 is a continuation of application No. 09/421009, filed on Oct. 20, 1999, granted, now 6,433,768. | ||
| Claims priority of application No. 10-297915 (JP), filed on Oct. 20, 1998. | ||
| Prior Publication US 2005/0237289 A1, Oct. 27, 2005 | ||
| This patent is subject to a terminal disclaimer. | ||
| Int. Cl. G09G 3/36 (2006.01) | ||
| U.S. Cl. 345—89 [345/94] | 8 Claims |
| 1. A liquid crystal display device comprising:
a plurality of pixels arranged in a matrix;
a plurality of video signal lines for supplying video signal voltages to said pixels, respectively; and
a drive circuit for selecting a voltage level of a gray scale voltage varying periodically as one of said video signal voltages
corresponding to display data to be supplied to one of said plurality of pixels;
wherein said drive circuit has a plurality of processing circuits connected to each other in series by a processing result
transmitting line;
wherein display data lines are formed to intersect with said processing result transmitting line for supplying said display
data to said processing circuits; and
wherein said processing circuits are arranged in correspondence with crossing points of said display data lines and said processing
result transmitting line.
|