| US 7,612,976 B2 | ||
| Transient voltage protection circuit boards and manufacturing methods | ||
| Hundi Panduranga Kamath, Los Altos, Calif. (US) | ||
| Assigned to Cooper Technologies Company, Houston, Tex. (US) | ||
| Filed on Aug. 03, 2006, as Appl. No. 11/498,916. | ||
| Application 11/498916 is a continuation in part of application No. 11/186514, filed on Jul. 21, 2005, granted, now 7,567,416. | ||
| Prior Publication US 2007/0019354 A1, Jan. 25, 2007 | ||
| Int. Cl. H02H 1/00 (2006.01) | ||
| U.S. Cl. 361—127 | 33 Claims |

| 1. A transient voltage suppression device comprising:
a circuit board having embedded transient voltage protection capability for a plurality of electronic components attached
thereto, the circuit board comprising:
a dielectric substrate layer defining a first major surface, a second major surface, and an array of holes extending therethrough;
the array of holes being substantially filled with a variable impedance material, wherein the variable impedance material
exhibits a relatively high impedance when subjected to voltage and/or current up to a predetermined threshold value, and exhibits
a relatively low impedance when subjected to voltage and/or current that exceeds the predetermined threshold, the variable
impedance material defining a shunt current path through each of the filled holes when exhibiting the low impedance;
an electrically conductive transmission layer extending on the first major surface of dielectric substrate layer and establishing
a conductive path with the filled holes; and
a circuit layer formed directly on and defining a circuit pattern on the transmission layer and establishing a conductive
path to the transmission layer opposite the filled holes, the circuit layer including a plurality of contact pads each providing
for connection to a respective one of the electronic components, and the transmission layer electrically isolating the contact
pads from one another.
|