CPC H01L 27/14609 (2013.01) | 20 Claims |
1. An integrated circuit, comprising:
a comparator configured to generate a comparator output signal in response to a pixel output signal and a reference signal;
a counter coupled to the comparator, and configured to be enabled or disabled in response to the comparator output signal; and
a control circuit coupled to the comparator, and configured to enable or disable the comparator by a first enable signal, the first enable signal generated in response to at least the comparator output signal.
|