US 7,539,952 B2
Computer implemented design system, a computer implemented design method, a reticle set, and an integrated circuit
Atsushi Watanabe, Yokohama (Japan); and Mutsunori Igarashi, Yokohama (Japan)
Assigned to Kabushiki Kaisha Toshiba, Tokyo (Japan)
Filed on Sep. 14, 2006, as Appl. No. 11/522,049.
Application 11/522049 is a division of application No. 10/842210, filed on May 10, 2004, granted, now 7,127,694.
Claims priority of application No. P2004-016869 (JP), filed on Jan. 26, 2004.
Prior Publication US 2007/0011638 A1, Jan. 11, 2007
Int. Cl. G06F 17/50 (2006.01)
U.S. Cl. 716—1  [716/2; 716/11] 6 Claims
OG exemplary drawing
 
1. A computer implemented design system comprising:
a library information storage section configured to store geometry information of a cell disposed on a substrate, a plurality of wirings connected to the cell, and a provisional via between the wirings;
a layout design information storage section configured to store design information of the cell, the wirings, and the provisional via;
an optimal via list creating unit configured to read the geometry information from the library information storage section and the design information from the layout design information storage section, and to create an optimal via list by optimizing the geometry and size of the provisional via based on environment profiles of the provisional via;
an optimal via list storage section configured to store the optimal via list;
a layout design unit configured to design an integrated circuit by reading the geometry information from the library information storage section and the design information from the layout design information storage section and arrange the cell, the wirings and the provisional via on a layout; and
an optimal via replacement unit configured to extract the provisional via from the layout and replace the provisional via with the optimal via stored in the optimal via list storage section based on the environment profiles of the provisional via.