a memory controller comprising a first and a second partition, the second partition to perform a first memory interconnect training operation, and the first partition to perform a first data transfer at a reduced data rate from a first memory device concurrently with the first memory interconnect training operation, the first partition further to perform an additional memory interconnect training operation after completion of the first memory interconnect training operation.